/* * arch/arm/include/asm/tlbflush.h * * Copyright (C) 1999-2003 Russell King * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #ifndef _ASMARM_TLBFLUSH_H #define _ASMARM_TLBFLUSH_H #ifndef __ASSEMBLY__ # include <linux/mm_types.h> #endif #ifdef CONFIG_MMU #include <asm/glue.h> #define TLB_V4_U_PAGE (1 << 1) #define TLB_V4_D_PAGE (1 << 2) #define TLB_V4_I_PAGE (1 << 3) #define TLB_V6_U_PAGE (1 << 4) #define TLB_V6_D_PAGE (1 << 5) #define TLB_V6_I_PAGE (1 << 6) #define TLB_V4_U_FULL (1 << 9) #define TLB_V4_D_FULL (1 << 10) #define TLB_V4_I_FULL (1 << 11) #define TLB_V6_U_FULL (1 << 12) #define TLB_V6_D_FULL (1 << 13) #define TLB_V6_I_FULL (1 << 14) #define TLB_V6_U_ASID (1 << 16) #define TLB_V6_D_ASID (1 << 17) #define TLB_V6_I_ASID (1 << 18) #define TLB_V6_BP (1 << 19) /* Unified Inner Shareable TLB operations (ARMv7 MP extensions) */ #define TLB_V7_UIS_PAGE (1 << 20) #define TLB_V7_UIS_FULL (1 << 21) #define TLB_V7_UIS_ASID (1 << 22) #define TLB_V7_UIS_BP (1 << 23) #define TLB_BARRIER (1 << 28) #define TLB_L2CLEAN_FR (1 << 29) /* Feroceon */ #define TLB_DCLEAN (1 << 30) #define TLB_WB (1 << 31) /* * MMU TLB Model * ============= * * We have the following to choose from: * v4 - ARMv4 without write buffer * v4wb - ARMv4 with write buffer without I TLB flush entry instruction * v4wbi - ARMv4 with write buffer with I TLB flush entry instruction * fr - Feroceon (v4wbi with non-outer-cacheable page table walks) * fa - Faraday (v4 with write buffer with UTLB) * v6wbi - ARMv6 with write buffer with I TLB flush entry instruction * v7wbi - identical to v6wbi */ #undef _TLB #undef MULTI_TLB #ifdef CONFIG_SMP_ON_UP #define MULTI_TLB 1 #endif #define v4_tlb_flags (TLB_V4_U_FULL | TLB_V4_U_PAGE) #ifdef CONFIG_CPU_TLB_V4WT # define v4_possible_flags v4_tlb_flags # define v4_always_flags v4_tlb_flags # ifdef _TLB # define MULTI_TLB 1 # else # define _TLB v4 # endif #else # define v4_possible_flags 0 # define v4_always_flags (-1UL) #endif #define fa_tlb_flags (TLB_WB | TLB_DCLEAN | TLB_BARRIER | \ TLB_V4_U_FULL | TLB_V4_U_PAGE) #ifdef CONFIG_CPU_TLB_FA # define fa_possible_flags fa_tlb_flags # define fa_always_flags fa_tlb_flags # ifdef _TLB # define MULTI_TLB 1 # else # define _TLB fa # endif #else # define fa_possible_flags 0 # define fa_always_flags (-1UL) #endif #define v4wbi_tlb_flags (TLB_WB | TLB_DCLEAN | \ TLB_V4_I_FULL | TLB_V4_D_FULL | \ TLB_V4_I_PAGE | TLB_V4_D_PAGE) #ifdef CONFIG_CPU_TLB_V4WBI # define v4wbi_possible_flags v4wbi_tlb_flags # define v4wbi_always_flags v4wbi_tlb_flags # ifdef _TLB # define MULTI_TLB 1 # else # define _TLB v4wbi # endif #else # define v4wbi_possible_flags 0 # define v4wbi_always_flags (-1UL) #endif #define fr_tlb_flags (TLB_WB | TLB_DCLEAN | TLB_L2CLEAN_FR | \ TLB_V4_I_FULL | TLB_V4_D_FULL | \ TLB_V4_I_PAGE | TLB_V4_D_PAGE) #ifdef CONFIG_CPU_TLB_FEROCEON # define fr_possible_flags fr_tlb_flags # define fr_always_flags fr_tlb_flags # ifdef _TLB # define MULTI_TLB 1 # else # define _TLB v4wbi # endif #else # define fr_possible_flags 0 # define fr_always_flags (-1UL) #endif #define v4wb_tlb_flags (TLB_WB | TLB_DCLEAN | \ TLB_V4_I_FULL | TLB_V4_D_FULL | \ TLB_V4_D_PAGE) #ifdef CONFIG_CPU_TLB_V4WB # define v4wb_possible_flags v4wb_tlb_flags # define v4wb_always_flags v4wb_tlb_flags # ifdef _TLB # define MULTI_TLB 1 # else # define _TLB v4wb # endif #else # define v4wb_possible_flags 0 # define v4wb_always_flags (-1UL) #endif #define v6wbi_tlb_flags (TLB_WB | TLB_DCLEAN | TLB_BARRIER | \ TLB_V6_I_FULL | TLB_V6_D_FULL | \ TLB_V6_I_PAGE | TLB_V6_D_PAGE | \ TLB_V6_I_ASID | TLB_V6_D_ASID | \ TLB_V6_BP) #ifdef CONFIG_CPU_TLB_V6 # define v6wbi_possible_flags v6wbi_tlb_flags # define v6wbi_always_flags v6wbi_tlb_flags # ifdef _TLB # define MULTI_TLB 1 # else # define _TLB v6wbi # endif #else # define v6wbi_possible_flags 0 # define v6wbi_always_flags (-1UL) #endif #define v7wbi_tlb_flags_smp (TLB_WB | TLB_BARRIER | \ TLB_V7_UIS_FULL | TLB_V7_UIS_PAGE | \ TLB_V7_UIS_ASID | TLB_V7_UIS_BP) #define v7wbi_tlb_flags_up (TLB_WB | TLB_DCLEAN | TLB_BARRIER | \ TLB_V6_U_FULL | TLB_V6_U_PAGE | \ TLB_V6_U_ASID | TLB_V6_BP) #ifdef CONFIG_CPU_TLB_V7 # ifdef CONFIG_SMP_ON_UP # define v7wbi_possible_flags (v7wbi_tlb_flags_smp | v7wbi_tlb_flags_up) # define v7wbi_always_flags (v7wbi_tlb_flags_smp & v7wbi_tlb_flags_up) # elif defined(CONFIG_SMP) # define v7wbi_possible_flags v7wbi_tlb_flags_smp # define v7wbi_always_flags v7wbi_tlb_flags_smp # else # define v7wbi_possible_flags v7wbi_tlb_flags_up # define v7wbi_always_flags v7wbi_tlb_flags_up # endif # ifdef _TLB # define MULTI_TLB 1 # else # define _TLB v7wbi # endif #else # define v7wbi_possible_flags 0 # define v7wbi_always_flags (-1UL) #endif #ifndef _TLB #error Unknown TLB model #endif #ifndef __ASSEMBLY__ #include <linux/sched.h> struct cpu_tlb_fns { void (*flush_user_range)(unsigned long, unsigned long, struct vm_area_struct *); void (*flush_kern_range)(unsigned long, unsigned long); unsigned long tlb_flags; }; /* * Select the calling method */ #ifdef MULTI_TLB #define __cpu_flush_user_tlb_range cpu_tlb.flush_user_range #define __cpu_flush_kern_tlb_range cpu_tlb.flush_kern_range #else #define __cpu_flush_user_tlb_range __glue(_TLB,_flush_user_tlb_range) #define __cpu_flush_kern_tlb_range __glue(_TLB,_flush_kern_tlb_range) extern void __cpu_flush_user_tlb_range(unsigned long, unsigned long, struct vm_area_struct *); extern void __cpu_flush_kern_tlb_range(unsigned long, unsigned long); #endif extern struct cpu_tlb_fns cpu_tlb; #define __cpu_tlb_flags cpu_tlb.tlb_flags /* * TLB Management * ============== * * The arch/arm/mm/tlb-*.S files implement these methods. * * The TLB specific code is expected to perform whatever tests it * needs to determine if it should invalidate the TLB for each * call. Start addresses are inclusive and end addresses are * exclusive; it is safe to round these addresses down. * * flush_tlb_all() * * Invalidate the entire TLB. * * flush_tlb_mm(mm) * * Invalidate all TLB entries in a particular address * space. * - mm - mm_struct describing address space * * flush_tlb_range(mm,start,end) * * Invalidate a range of TLB entries in the specified * address space. * - mm - mm_struct describing address space * - start - start address (may not be aligned) * - end - end address (exclusive, may not be aligned) * * flush_tlb_page(vaddr,vma) * * Invalidate the specified page in the specified address range. * - vaddr - virtual address (may not be aligned) * - vma - vma_struct describing address range * * flush_kern_tlb_page(kaddr) * * Invalidate the TLB entry for the specified page. The address * will be in the kernels virtual memory space. Current uses * only require the D-TLB to be invalidated. * - kaddr - Kernel virtual memory address */ /* * We optimise the code below by: * - building a set of TLB flags that might be set in __cpu_tlb_flags * - building a set of TLB flags that will always be set in __cpu_tlb_flags * - if we're going to need __cpu_tlb_flags, access it once and only once * * This allows us to build optimal assembly for the single-CPU type case, * and as close to optimal given the compiler constrants for multi-CPU * case. We could do better for the multi-CPU case if the compiler * implemented the "%?" method, but this has been discontinued due to too * many people getting it wrong. */ #define possible_tlb_flags (v4_possible_flags | \ v4wbi_possible_flags | \ fr_possible_flags | \ v4wb_possible_flags | \ fa_possible_flags | \ v6wbi_possible_flags | \ v7wbi_possible_flags) #define always_tlb_flags (v4_always_flags & \ v4wbi_always_flags & \ fr_always_flags & \ v4wb_always_flags & \ fa_always_flags & \ v6wbi_always_flags & \ v7wbi_always_flags) #define tlb_flag(f) ((always_tlb_flags & (f)) || (__tlb_flag & possible_tlb_flags & (f))) #define __tlb_op(f, insnarg, arg) \ do { \ if (always_tlb_flags & (f)) \ asm("mcr " insnarg \ : : "r" (arg) : "cc"); \ else if (possible_tlb_flags & (f)) \ asm("tst %1, %2\n\t" \ "mcrne " insnarg \ : : "r" (arg), "r" (__tlb_flag), "Ir" (f) \ : "cc"); \ } while (0) #define tlb_op(f, regs, arg) __tlb_op(f, "p15, 0, %0, " regs, arg) #define tlb_l2_op(f, regs, arg) __tlb_op(f, "p15, 1, %0, " regs, arg) static inline void __local_flush_tlb_all(void) { const int zero = 0; const unsigned int __tlb_flag = __cpu_tlb_flags; tlb_op(TLB_V4_U_FULL | TLB_V6_U_FULL, "c8, c7, 0", zero); tlb_op(TLB_V4_D_FULL | TLB_V6_D_FULL, "c8, c6, 0", zero); tlb_op(TLB_V4_I_FULL | TLB_V6_I_FULL, "c8, c5, 0", zero); } static inline void local_flush_tlb_all(void) { const int zero = 0; const unsigned int __tlb_flag = __cpu_tlb_flags; if (tlb_flag(TLB_WB)) dsb(nshst); __local_flush_tlb_all(); tlb_op(TLB_V7_UIS_FULL, "c8, c7, 0", zero); if (tlb_flag(TLB_BARRIER)) { dsb(nsh); isb(); } } static inline void __flush_tlb_all(void) { const int zero = 0; const unsigned int __tlb_flag = __cpu_tlb_flags; if (tlb_flag(TLB_WB)) dsb(ishst); __local_flush_tlb_all(); tlb_op(TLB_V7_UIS_FULL, "c8, c3, 0", zero); if (tlb_flag(TLB_BARRIER)) { dsb(ish); isb(); } } static inline void __local_flush_tlb_mm(struct mm_struct *mm) { const int zero = 0; const int asid = ASID(mm); const unsigned int __tlb_flag = __cpu_tlb_flags; if (possible_tlb_flags & (TLB_V4_U_FULL|TLB_V4_D_FULL|TLB_V4_I_FULL)) { if (cpumask_test_cpu(smp_processor_id(), mm_cpumask(mm))) { tlb_op(TLB_V4_U_FULL, "c8, c7, 0", zero); tlb_op(TLB_V4_D_FULL, "c8, c6, 0", zero); tlb_op(TLB_V4_I_FULL, "c8, c5, 0", zero); } } tlb_op(TLB_V6_U_ASID, "c8, c7, 2", asid); tlb_op(TLB_V6_D_ASID, "c8, c6, 2", asid); tlb_op(TLB_V6_I_ASID, "c8, c5, 2", asid); } static inline void local_flush_tlb_mm(struct mm_struct *mm) { const int asid = ASID(mm); const unsigned int __tlb_flag = __cpu_tlb_flags; if (tlb_flag(TLB_WB)) dsb(nshst); __local_flush_tlb_mm(mm); tlb_op(TLB_V7_UIS_ASID, "c8, c7, 2", asid); if (tlb_flag(TLB_BARRIER)) dsb(nsh); } static inline void __flush_tlb_mm(struct mm_struct *mm) { const unsigned int __tlb_flag = __cpu_tlb_flags; if (tlb_flag(TLB_WB)) dsb(ishst); __local_flush_tlb_mm(mm); #ifdef CONFIG_ARM_ERRATA_720789 tlb_op(TLB_V7_UIS_ASID, "c8, c3, 0", 0); #else tlb_op(TLB_V7_UIS_ASID, "c8, c3, 2", ASID(mm)); #endif if (tlb_flag(TLB_BARRIER)) dsb(ish); } static inline void __local_flush_tlb_page(struct vm_area_struct *vma, unsigned long uaddr) { const int zero = 0; const unsigned int __tlb_flag = __cpu_tlb_flags; uaddr = (uaddr & PAGE_MASK) | ASID(vma->vm_mm); if (possible_tlb_flags & (TLB_V4_U_PAGE|TLB_V4_D_PAGE|TLB_V4_I_PAGE|TLB_V4_I_FULL) && cpumask_test_cpu(smp_processor_id(), mm_cpumask(vma->vm_mm))) { tlb_op(TLB_V4_U_PAGE, "c8, c7, 1", uaddr); tlb_op(TLB_V4_D_PAGE, "c8, c6, 1", uaddr); tlb_op(TLB_V4_I_PAGE, "c8, c5, 1", uaddr); if (!tlb_flag(TLB_V4_I_PAGE) && tlb_flag(TLB_V4_I_FULL)) asm("mcr p15, 0, %0, c8, c5, 0" : : "r" (zero) : "cc"); } tlb_op(TLB_V6_U_PAGE, "c8, c7, 1", uaddr); tlb_op(TLB_V6_D_PAGE, "c8, c6, 1", uaddr); tlb_op(TLB_V6_I_PAGE, "c8, c5, 1", uaddr); } static inline void local_flush_tlb_page(struct vm_area_struct *vma, unsigned long uaddr) { const unsigned int __tlb_flag = __cpu_tlb_flags; uaddr = (uaddr & PAGE_MASK) | ASID(vma->vm_mm); if (tlb_flag(TLB_WB)) dsb(nshst); __local_flush_tlb_page(vma, uaddr); tlb_op(TLB_V7_UIS_PAGE, "c8, c7, 1", uaddr); if (tlb_flag(TLB_BARRIER)) dsb(nsh); } static inline void __flush_tlb_page(struct vm_area_struct *vma, unsigned long uaddr) { const unsigned int __tlb_flag = __cpu_tlb_flags; uaddr = (uaddr & PAGE_MASK) | ASID(vma->vm_mm); if (tlb_flag(TLB_WB)) dsb(ishst); __local_flush_tlb_page(vma, uaddr); #ifdef CONFIG_ARM_ERRATA_720789 tlb_op(TLB_V7_UIS_PAGE, "c8, c3, 3", uaddr & PAGE_MASK); #else tlb_op(TLB_V7_UIS_PAGE, "c8, c3, 1", uaddr); #endif if (tlb_flag(TLB_BARRIER)) dsb(ish); } static inline void __local_flush_tlb_kernel_page(unsigned long kaddr) { const int zero = 0; const unsigned int __tlb_flag = __cpu_tlb_flags; tlb_op(TLB_V4_U_PAGE, "c8, c7, 1", kaddr); tlb_op(TLB_V4_D_PAGE, "c8, c6, 1", kaddr); tlb_op(TLB_V4_I_PAGE, "c8, c5, 1", kaddr); if (!tlb_flag(TLB_V4_I_PAGE) && tlb_flag(TLB_V4_I_FULL)) asm("mcr p15, 0, %0, c8, c5, 0" : : "r" (zero) : "cc"); tlb_op(TLB_V6_U_PAGE, "c8, c7, 1", kaddr); tlb_op(TLB_V6_D_PAGE, "c8, c6, 1", kaddr); tlb_op(TLB_V6_I_PAGE, "c8, c5, 1", kaddr); } static inline void local_flush_tlb_kernel_page(unsigned long kaddr) { const unsigned int __tlb_flag = __cpu_tlb_flags; kaddr &= PAGE_MASK; if (tlb_flag(TLB_WB)) dsb(nshst); __local_flush_tlb_kernel_page(kaddr); tlb_op(TLB_V7_UIS_PAGE, "c8, c7, 1", kaddr); if (tlb_flag(TLB_BARRIER)) { dsb(nsh); isb(); } } static inline void __flush_tlb_kernel_page(unsigned long kaddr) { const unsigned int __tlb_flag = __cpu_tlb_flags; kaddr &= PAGE_MASK; if (tlb_flag(TLB_WB)) dsb(ishst); __local_flush_tlb_kernel_page(kaddr); tlb_op(TLB_V7_UIS_PAGE, "c8, c3, 1", kaddr); if (tlb_flag(TLB_BARRIER)) { dsb(ish); isb(); } } /* * Branch predictor maintenance is paired with full TLB invalidation, so * there is no need for any barriers here. */ static inline void __local_flush_bp_all(void) { const int zero = 0; const unsigned int __tlb_flag = __cpu_tlb_flags; if (tlb_flag(TLB_V6_BP)) asm("mcr p15, 0, %0, c7, c5, 6" : : "r" (zero)); } static inline void local_flush_bp_all(void) { const int zero = 0; const unsigned int __tlb_flag = __cpu_tlb_flags; __local_flush_bp_all(); if (tlb_flag(TLB_V7_UIS_BP)) asm("mcr p15, 0, %0, c7, c5, 6" : : "r" (zero)); } static inline void __flush_bp_all(void) { const int zero = 0; const unsigned int __tlb_flag = __cpu_tlb_flags; __local_flush_bp_all(); if (tlb_flag(TLB_V7_UIS_BP)) asm("mcr p15, 0, %0, c7, c1, 6" : : "r" (zero)); } /* * flush_pmd_entry * * Flush a PMD entry (word aligned, or double-word aligned) to * RAM if the TLB for the CPU we are running on requires this. * This is typically used when we are creating PMD entries. * * clean_pmd_entry * * Clean (but don't drain the write buffer) if the CPU requires * these operations. This is typically used when we are removing * PMD entries. */ static inline void flush_pmd_entry(void *pmd) { const unsigned int __tlb_flag = __cpu_tlb_flags; tlb_op(TLB_DCLEAN, "c7, c10, 1 @ flush_pmd", pmd); tlb_l2_op(TLB_L2CLEAN_FR, "c15, c9, 1 @ L2 flush_pmd", pmd); if (tlb_flag(TLB_WB)) dsb(ishst); } static inline void clean_pmd_entry(void *pmd) { const unsigned int __tlb_flag = __cpu_tlb_flags; tlb_op(TLB_DCLEAN, "c7, c10, 1 @ flush_pmd", pmd); tlb_l2_op(TLB_L2CLEAN_FR, "c15, c9, 1 @ L2 flush_pmd", pmd); } #undef tlb_op #undef tlb_flag #undef always_tlb_flags #undef possible_tlb_flags /* * Convert calls to our calling convention. */ #define local_flush_tlb_range(vma,start,end) __cpu_flush_user_tlb_range(start,end,vma) #define local_flush_tlb_kernel_range(s,e) __cpu_flush_kern_tlb_range(s,e) #ifndef CONFIG_SMP #define flush_tlb_all local_flush_tlb_all #define flush_tlb_mm local_flush_tlb_mm #define flush_tlb_page local_flush_tlb_page #define flush_tlb_kernel_page local_flush_tlb_kernel_page #define flush_tlb_range local_flush_tlb_range #define flush_tlb_kernel_range local_flush_tlb_kernel_range #define flush_bp_all local_flush_bp_all #else extern void flush_tlb_all(void); extern void flush_tlb_mm(struct mm_struct *mm); extern void flush_tlb_page(struct vm_area_struct *vma, unsigned long uaddr); extern void flush_tlb_kernel_page(unsigned long kaddr); extern void flush_tlb_range(struct vm_area_struct *vma, unsigned long start, unsigned long end); extern void flush_tlb_kernel_range(unsigned long start, unsigned long end); extern void flush_bp_all(void); #endif /* * If PG_dcache_clean is not set for the page, we need to ensure that any * cache entries for the kernels virtual memory range are written * back to the page. On ARMv6 and later, the cache coherency is handled via * the set_pte_at() function. */ #if __LINUX_ARM_ARCH__ < 6 extern void update_mmu_cache(struct vm_area_struct *vma, unsigned long addr, pte_t *ptep); #else static inline void update_mmu_cache(struct vm_area_struct *vma, unsigned long addr, pte_t *ptep) { } #endif #define update_mmu_cache_pmd(vma, address, pmd) do { } while (0) #endif #elif defined(CONFIG_SMP) /* !CONFIG_MMU */ #ifndef __ASSEMBLY__ static inline void local_flush_tlb_all(void) { } static inline void local_flush_tlb_mm(struct mm_struct *mm) { } static inline void local_flush_tlb_page(struct vm_area_struct *vma, unsigned long uaddr) { } static inline void local_flush_tlb_kernel_page(unsigned long kaddr) { } static inline void local_flush_tlb_range(struct vm_area_struct *vma, unsigned long start, unsigned long end) { } static inline void local_flush_tlb_kernel_range(unsigned long start, unsigned long end) { } static inline void local_flush_bp_all(void) { } extern void flush_tlb_all(void); extern void flush_tlb_mm(struct mm_struct *mm); extern void flush_tlb_page(struct vm_area_struct *vma, unsigned long uaddr); extern void flush_tlb_kernel_page(unsigned long kaddr); extern void flush_tlb_range(struct vm_area_struct *vma, unsigned long start, unsigned long end); extern void flush_tlb_kernel_range(unsigned long start, unsigned long end); extern void flush_bp_all(void); #endif /* __ASSEMBLY__ */ #endif #ifndef __ASSEMBLY__ #ifdef CONFIG_ARM_ERRATA_798181 extern void erratum_a15_798181_init(void); #else static inline void erratum_a15_798181_init(void) {} #endif extern bool (*erratum_a15_798181_handler)(void); static inline bool erratum_a15_798181(void) { if (unlikely(IS_ENABLED(CONFIG_ARM_ERRATA_798181) && erratum_a15_798181_handler)) return erratum_a15_798181_handler(); return false; } #endif #endif
Name | Type | Size | Permission | Actions |
---|---|---|---|---|
hardware | Folder | 0755 |
|
|
mach | Folder | 0755 |
|
|
xen | Folder | 0755 |
|
|
Kbuild | File | 568 B | 0644 |
|
arch_gicv3.h | File | 9.05 KB | 0644 |
|
arch_timer.h | File | 2.48 KB | 0644 |
|
arm-cci.h | File | 1.05 KB | 0644 |
|
asm-offsets.h | File | 35 B | 0644 |
|
assembler.h | File | 10.46 KB | 0644 |
|
atomic.h | File | 13.22 KB | 0644 |
|
auxvec.h | File | 29 B | 0644 |
|
bL_switcher.h | File | 2.28 KB | 0644 |
|
barrier.h | File | 2.84 KB | 0644 |
|
bitops.h | File | 8.62 KB | 0644 |
|
bitrev.h | File | 451 B | 0644 |
|
bug.h | File | 2.46 KB | 0644 |
|
bugs.h | File | 546 B | 0644 |
|
cache.h | File | 813 B | 0644 |
|
cacheflush.h | File | 15.54 KB | 0644 |
|
cachetype.h | File | 2.71 KB | 0644 |
|
checksum.h | File | 3.71 KB | 0644 |
|
clocksource.h | File | 153 B | 0644 |
|
cmpxchg.h | File | 6.14 KB | 0644 |
|
compiler.h | File | 978 B | 0644 |
|
cp15.h | File | 3.84 KB | 0644 |
|
cpu.h | File | 533 B | 0644 |
|
cpufeature.h | File | 1.4 KB | 0644 |
|
cpuidle.h | File | 1.33 KB | 0644 |
|
cputype.h | File | 8.42 KB | 0644 |
|
cti.h | File | 3.62 KB | 0644 |
|
dcc.h | File | 1.01 KB | 0644 |
|
delay.h | File | 2.83 KB | 0644 |
|
device.h | File | 771 B | 0644 |
|
div64.h | File | 3.17 KB | 0644 |
|
dma-contiguous.h | File | 265 B | 0644 |
|
dma-iommu.h | File | 1.01 KB | 0644 |
|
dma-mapping.h | File | 7.44 KB | 0644 |
|
dma.h | File | 4.18 KB | 0644 |
|
dmi.h | File | 528 B | 0644 |
|
domain.h | File | 3.65 KB | 0644 |
|
ecard.h | File | 5.98 KB | 0644 |
|
edac.h | File | 1.51 KB | 0644 |
|
efi.h | File | 3.04 KB | 0644 |
|
elf.h | File | 4.52 KB | 0644 |
|
entry-macro-multi.S | File | 726 B | 0644 |
|
exception.h | File | 571 B | 0644 |
|
fb.h | File | 375 B | 0644 |
|
fiq.h | File | 1.36 KB | 0644 |
|
firmware.h | File | 1.82 KB | 0644 |
|
fixmap.h | File | 1.84 KB | 0644 |
|
flat.h | File | 915 B | 0644 |
|
floppy.h | File | 3.61 KB | 0644 |
|
fncpy.h | File | 3.08 KB | 0644 |
|
fpstate.h | File | 1.73 KB | 0644 |
|
ftrace.h | File | 1.92 KB | 0644 |
|
futex.h | File | 4.24 KB | 0644 |
|
glue-cache.h | File | 3.51 KB | 0644 |
|
glue-df.h | File | 2.2 KB | 0644 |
|
glue-pf.h | File | 1.12 KB | 0644 |
|
glue-proc.h | File | 4.46 KB | 0644 |
|
glue.h | File | 759 B | 0644 |
|
gpio.h | File | 693 B | 0644 |
|
hardirq.h | File | 803 B | 0644 |
|
highmem.h | File | 2.15 KB | 0644 |
|
hugetlb-3level.h | File | 2.03 KB | 0644 |
|
hugetlb.h | File | 1.78 KB | 0644 |
|
hw_breakpoint.h | File | 3.53 KB | 0644 |
|
hw_irq.h | File | 349 B | 0644 |
|
hwcap.h | File | 378 B | 0644 |
|
hypervisor.h | File | 140 B | 0644 |
|
ide.h | File | 566 B | 0644 |
|
idmap.h | File | 355 B | 0644 |
|
insn.h | File | 636 B | 0644 |
|
io.h | File | 15.96 KB | 0644 |
|
irq.h | File | 1015 B | 0644 |
|
irq_work.h | File | 234 B | 0644 |
|
irqflags.h | File | 3.88 KB | 0644 |
|
jump_label.h | File | 1009 B | 0644 |
|
kexec-internal.h | File | 272 B | 0644 |
|
kexec.h | File | 2.3 KB | 0644 |
|
kgdb.h | File | 2.72 KB | 0644 |
|
kmap_types.h | File | 190 B | 0644 |
|
kprobes.h | File | 2.65 KB | 0644 |
|
kvm_arm.h | File | 7.6 KB | 0644 |
|
kvm_asm.h | File | 2.84 KB | 0644 |
|
kvm_coproc.h | File | 1.99 KB | 0644 |
|
kvm_emulate.h | File | 7.84 KB | 0644 |
|
kvm_host.h | File | 10.31 KB | 0644 |
|
kvm_hyp.h | File | 4.49 KB | 0644 |
|
kvm_mmio.h | File | 1.34 KB | 0644 |
|
kvm_mmu.h | File | 7.27 KB | 0644 |
|
limits.h | File | 166 B | 0644 |
|
linkage.h | File | 216 B | 0644 |
|
mc146818rtc.h | File | 720 B | 0644 |
|
mcpm.h | File | 11.92 KB | 0644 |
|
mcs_spinlock.h | File | 570 B | 0644 |
|
memblock.h | File | 248 B | 0644 |
|
memory.h | File | 10.12 KB | 0644 |
|
mmu.h | File | 953 B | 0644 |
|
mmu_context.h | File | 3.94 KB | 0644 |
|
module.h | File | 1.57 KB | 0644 |
|
mpu.h | File | 2.15 KB | 0644 |
|
mtd-xip.h | File | 666 B | 0644 |
|
neon.h | File | 1.16 KB | 0644 |
|
nwflash.h | File | 252 B | 0644 |
|
opcodes-sec.h | File | 742 B | 0644 |
|
opcodes-virt.h | File | 1.32 KB | 0644 |
|
opcodes.h | File | 8.07 KB | 0644 |
|
outercache.h | File | 3.78 KB | 0644 |
|
page-nommu.h | File | 957 B | 0644 |
|
page.h | File | 3.61 KB | 0644 |
|
paravirt.h | File | 454 B | 0644 |
|
patch.h | File | 438 B | 0644 |
|
pci.h | File | 956 B | 0644 |
|
percpu.h | File | 1.56 KB | 0644 |
|
perf_event.h | File | 850 B | 0644 |
|
pgalloc.h | File | 3.79 KB | 0644 |
|
pgtable-2level-hwdef.h | File | 3.45 KB | 0644 |
|
pgtable-2level-types.h | File | 1.84 KB | 0644 |
|
pgtable-2level.h | File | 8.51 KB | 0644 |
|
pgtable-3level-hwdef.h | File | 3.95 KB | 0644 |
|
pgtable-3level-types.h | File | 1.89 KB | 0644 |
|
pgtable-3level.h | File | 9.54 KB | 0644 |
|
pgtable-hwdef.h | File | 467 B | 0644 |
|
pgtable-nommu.h | File | 2.66 KB | 0644 |
|
pgtable.h | File | 11.68 KB | 0644 |
|
probes.h | File | 1.73 KB | 0644 |
|
proc-fns.h | File | 4.79 KB | 0644 |
|
processor.h | File | 3.4 KB | 0644 |
|
procinfo.h | File | 1.27 KB | 0644 |
|
prom.h | File | 715 B | 0644 |
|
psci.h | File | 771 B | 0644 |
|
ptrace.h | File | 4.89 KB | 0644 |
|
sections.h | File | 189 B | 0644 |
|
set_memory.h | File | 1.04 KB | 0644 |
|
setup.h | File | 934 B | 0644 |
|
shmparam.h | File | 419 B | 0644 |
|
signal.h | File | 500 B | 0644 |
|
smp.h | File | 3.1 KB | 0644 |
|
smp_plat.h | File | 2.48 KB | 0644 |
|
smp_scu.h | File | 1.32 KB | 0644 |
|
smp_twd.h | File | 908 B | 0644 |
|
sparsemem.h | File | 716 B | 0644 |
|
spectre.h | File | 906 B | 0644 |
|
spinlock.h | File | 5.49 KB | 0644 |
|
spinlock_types.h | File | 541 B | 0644 |
|
stackprotector.h | File | 1.09 KB | 0644 |
|
stacktrace.h | File | 742 B | 0644 |
|
stage2_pgtable.h | File | 2.12 KB | 0644 |
|
string.h | File | 1.43 KB | 0644 |
|
suspend.h | File | 369 B | 0644 |
|
swab.h | File | 1005 B | 0644 |
|
switch_to.h | File | 1.03 KB | 0644 |
|
sync_bitops.h | File | 1.03 KB | 0644 |
|
syscall.h | File | 2.48 KB | 0644 |
|
system_info.h | File | 763 B | 0644 |
|
system_misc.h | File | 1.14 KB | 0644 |
|
tcm.h | File | 937 B | 0644 |
|
therm.h | File | 655 B | 0644 |
|
thread_info.h | File | 5.2 KB | 0644 |
|
thread_notify.h | File | 1.2 KB | 0644 |
|
timex.h | File | 577 B | 0644 |
|
tlb.h | File | 7.37 KB | 0644 |
|
tlbflush.h | File | 17.88 KB | 0644 |
|
tls.h | File | 3.09 KB | 0644 |
|
topology.h | File | 1.18 KB | 0644 |
|
traps.h | File | 1.17 KB | 0644 |
|
trusted_foundations.h | File | 2.29 KB | 0644 |
|
uaccess-asm.h | File | 2.83 KB | 0644 |
|
uaccess.h | File | 16.22 KB | 0644 |
|
ucontext.h | File | 2.98 KB | 0644 |
|
unaligned.h | File | 846 B | 0644 |
|
unified.h | File | 1.61 KB | 0644 |
|
unistd.h | File | 1.68 KB | 0644 |
|
unwind.h | File | 1.71 KB | 0644 |
|
uprobes.h | File | 1.07 KB | 0644 |
|
user.h | File | 4.2 KB | 0644 |
|
v7m.h | File | 2.93 KB | 0644 |
|
vdso.h | File | 507 B | 0644 |
|
vdso_datapage.h | File | 1.69 KB | 0644 |
|
vfp.h | File | 2.86 KB | 0644 |
|
vfpmacros.h | File | 2.1 KB | 0644 |
|
vga.h | File | 305 B | 0644 |
|
virt.h | File | 2.9 KB | 0644 |
|
word-at-a-time.h | File | 2.08 KB | 0644 |
|
xor.h | File | 5.22 KB | 0644 |
|