/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _M68K_DMA_H #define _M68K_DMA_H 1 #ifdef CONFIG_COLDFIRE /* * ColdFire DMA Model: * ColdFire DMA supports two forms of DMA: Single and Dual address. Single * address mode emits a source address, and expects that the device will either * pick up the data (DMA READ) or source data (DMA WRITE). This implies that * the device will place data on the correct byte(s) of the data bus, as the * memory transactions are always 32 bits. This implies that only 32 bit * devices will find single mode transfers useful. Dual address DMA mode * performs two cycles: source read and destination write. ColdFire will * align the data so that the device will always get the correct bytes, thus * is useful for 8 and 16 bit devices. This is the mode that is supported * below. * * AUG/22/2000 : added support for 32-bit Dual-Address-Mode (K) 2000 * Oliver Kamphenkel (O.Kamphenkel@tu-bs.de) * * AUG/25/2000 : added support for 8, 16 and 32-bit Single-Address-Mode (K)2000 * Oliver Kamphenkel (O.Kamphenkel@tu-bs.de) * * APR/18/2002 : added proper support for MCF5272 DMA controller. * Arthur Shipkowski (art@videon-central.com) */ #include <asm/coldfire.h> #include <asm/mcfsim.h> #include <asm/mcfdma.h> /* * Set number of channels of DMA on ColdFire for different implementations. */ #if defined(CONFIG_M5249) || defined(CONFIG_M5307) || defined(CONFIG_M5407) || \ defined(CONFIG_M523x) || defined(CONFIG_M527x) || \ defined(CONFIG_M528x) || defined(CONFIG_M525x) #define MAX_M68K_DMA_CHANNELS 4 #elif defined(CONFIG_M5272) #define MAX_M68K_DMA_CHANNELS 1 #elif defined(CONFIG_M53xx) #define MAX_M68K_DMA_CHANNELS 0 #else #define MAX_M68K_DMA_CHANNELS 2 #endif extern unsigned int dma_base_addr[MAX_M68K_DMA_CHANNELS]; extern unsigned int dma_device_address[MAX_M68K_DMA_CHANNELS]; #if !defined(CONFIG_M5272) #define DMA_MODE_WRITE_BIT 0x01 /* Memory/IO to IO/Memory select */ #define DMA_MODE_WORD_BIT 0x02 /* 8 or 16 bit transfers */ #define DMA_MODE_LONG_BIT 0x04 /* or 32 bit transfers */ #define DMA_MODE_SINGLE_BIT 0x08 /* single-address-mode */ /* I/O to memory, 8 bits, mode */ #define DMA_MODE_READ 0 /* memory to I/O, 8 bits, mode */ #define DMA_MODE_WRITE 1 /* I/O to memory, 16 bits, mode */ #define DMA_MODE_READ_WORD 2 /* memory to I/O, 16 bits, mode */ #define DMA_MODE_WRITE_WORD 3 /* I/O to memory, 32 bits, mode */ #define DMA_MODE_READ_LONG 4 /* memory to I/O, 32 bits, mode */ #define DMA_MODE_WRITE_LONG 5 /* I/O to memory, 8 bits, single-address-mode */ #define DMA_MODE_READ_SINGLE 8 /* memory to I/O, 8 bits, single-address-mode */ #define DMA_MODE_WRITE_SINGLE 9 /* I/O to memory, 16 bits, single-address-mode */ #define DMA_MODE_READ_WORD_SINGLE 10 /* memory to I/O, 16 bits, single-address-mode */ #define DMA_MODE_WRITE_WORD_SINGLE 11 /* I/O to memory, 32 bits, single-address-mode */ #define DMA_MODE_READ_LONG_SINGLE 12 /* memory to I/O, 32 bits, single-address-mode */ #define DMA_MODE_WRITE_LONG_SINGLE 13 #else /* CONFIG_M5272 is defined */ /* Source static-address mode */ #define DMA_MODE_SRC_SA_BIT 0x01 /* Two bits to select between all four modes */ #define DMA_MODE_SSIZE_MASK 0x06 /* Offset to shift bits in */ #define DMA_MODE_SSIZE_OFF 0x01 /* Destination static-address mode */ #define DMA_MODE_DES_SA_BIT 0x10 /* Two bits to select between all four modes */ #define DMA_MODE_DSIZE_MASK 0x60 /* Offset to shift bits in */ #define DMA_MODE_DSIZE_OFF 0x05 /* Size modifiers */ #define DMA_MODE_SIZE_LONG 0x00 #define DMA_MODE_SIZE_BYTE 0x01 #define DMA_MODE_SIZE_WORD 0x02 #define DMA_MODE_SIZE_LINE 0x03 /* * Aliases to help speed quick ports; these may be suboptimal, however. They * do not include the SINGLE mode modifiers since the MCF5272 does not have a * mode where the device is in control of its addressing. */ /* I/O to memory, 8 bits, mode */ #define DMA_MODE_READ ((DMA_MODE_SIZE_BYTE << DMA_MODE_DSIZE_OFF) | (DMA_MODE_SIZE_BYTE << DMA_MODE_SSIZE_OFF) | DMA_SRC_SA_BIT) /* memory to I/O, 8 bits, mode */ #define DMA_MODE_WRITE ((DMA_MODE_SIZE_BYTE << DMA_MODE_DSIZE_OFF) | (DMA_MODE_SIZE_BYTE << DMA_MODE_SSIZE_OFF) | DMA_DES_SA_BIT) /* I/O to memory, 16 bits, mode */ #define DMA_MODE_READ_WORD ((DMA_MODE_SIZE_WORD << DMA_MODE_DSIZE_OFF) | (DMA_MODE_SIZE_WORD << DMA_MODE_SSIZE_OFF) | DMA_SRC_SA_BIT) /* memory to I/O, 16 bits, mode */ #define DMA_MODE_WRITE_WORD ((DMA_MODE_SIZE_WORD << DMA_MODE_DSIZE_OFF) | (DMA_MODE_SIZE_WORD << DMA_MODE_SSIZE_OFF) | DMA_DES_SA_BIT) /* I/O to memory, 32 bits, mode */ #define DMA_MODE_READ_LONG ((DMA_MODE_SIZE_LONG << DMA_MODE_DSIZE_OFF) | (DMA_MODE_SIZE_LONG << DMA_MODE_SSIZE_OFF) | DMA_SRC_SA_BIT) /* memory to I/O, 32 bits, mode */ #define DMA_MODE_WRITE_LONG ((DMA_MODE_SIZE_LONG << DMA_MODE_DSIZE_OFF) | (DMA_MODE_SIZE_LONG << DMA_MODE_SSIZE_OFF) | DMA_DES_SA_BIT) #endif /* !defined(CONFIG_M5272) */ #if !defined(CONFIG_M5272) /* enable/disable a specific DMA channel */ static __inline__ void enable_dma(unsigned int dmanr) { volatile unsigned short *dmawp; #ifdef DMA_DEBUG printk("enable_dma(dmanr=%d)\n", dmanr); #endif dmawp = (unsigned short *) dma_base_addr[dmanr]; dmawp[MCFDMA_DCR] |= MCFDMA_DCR_EEXT; } static __inline__ void disable_dma(unsigned int dmanr) { volatile unsigned short *dmawp; volatile unsigned char *dmapb; #ifdef DMA_DEBUG printk("disable_dma(dmanr=%d)\n", dmanr); #endif dmawp = (unsigned short *) dma_base_addr[dmanr]; dmapb = (unsigned char *) dma_base_addr[dmanr]; /* Turn off external requests, and stop any DMA in progress */ dmawp[MCFDMA_DCR] &= ~MCFDMA_DCR_EEXT; dmapb[MCFDMA_DSR] = MCFDMA_DSR_DONE; } /* * Clear the 'DMA Pointer Flip Flop'. * Write 0 for LSB/MSB, 1 for MSB/LSB access. * Use this once to initialize the FF to a known state. * After that, keep track of it. :-) * --- In order to do that, the DMA routines below should --- * --- only be used while interrupts are disabled! --- * * This is a NOP for ColdFire. Provide a stub for compatibility. */ static __inline__ void clear_dma_ff(unsigned int dmanr) { } /* set mode (above) for a specific DMA channel */ static __inline__ void set_dma_mode(unsigned int dmanr, char mode) { volatile unsigned char *dmabp; volatile unsigned short *dmawp; #ifdef DMA_DEBUG printk("set_dma_mode(dmanr=%d,mode=%d)\n", dmanr, mode); #endif dmabp = (unsigned char *) dma_base_addr[dmanr]; dmawp = (unsigned short *) dma_base_addr[dmanr]; /* Clear config errors */ dmabp[MCFDMA_DSR] = MCFDMA_DSR_DONE; /* Set command register */ dmawp[MCFDMA_DCR] = MCFDMA_DCR_INT | /* Enable completion irq */ MCFDMA_DCR_CS | /* Force one xfer per request */ MCFDMA_DCR_AA | /* Enable auto alignment */ /* single-address-mode */ ((mode & DMA_MODE_SINGLE_BIT) ? MCFDMA_DCR_SAA : 0) | /* sets s_rw (-> r/w) high if Memory to I/0 */ ((mode & DMA_MODE_WRITE_BIT) ? MCFDMA_DCR_S_RW : 0) | /* Memory to I/O or I/O to Memory */ ((mode & DMA_MODE_WRITE_BIT) ? MCFDMA_DCR_SINC : MCFDMA_DCR_DINC) | /* 32 bit, 16 bit or 8 bit transfers */ ((mode & DMA_MODE_WORD_BIT) ? MCFDMA_DCR_SSIZE_WORD : ((mode & DMA_MODE_LONG_BIT) ? MCFDMA_DCR_SSIZE_LONG : MCFDMA_DCR_SSIZE_BYTE)) | ((mode & DMA_MODE_WORD_BIT) ? MCFDMA_DCR_DSIZE_WORD : ((mode & DMA_MODE_LONG_BIT) ? MCFDMA_DCR_DSIZE_LONG : MCFDMA_DCR_DSIZE_BYTE)); #ifdef DEBUG_DMA printk("%s(%d): dmanr=%d DSR[%x]=%x DCR[%x]=%x\n", __FILE__, __LINE__, dmanr, (int) &dmabp[MCFDMA_DSR], dmabp[MCFDMA_DSR], (int) &dmawp[MCFDMA_DCR], dmawp[MCFDMA_DCR]); #endif } /* Set transfer address for specific DMA channel */ static __inline__ void set_dma_addr(unsigned int dmanr, unsigned int a) { volatile unsigned short *dmawp; volatile unsigned int *dmalp; #ifdef DMA_DEBUG printk("set_dma_addr(dmanr=%d,a=%x)\n", dmanr, a); #endif dmawp = (unsigned short *) dma_base_addr[dmanr]; dmalp = (unsigned int *) dma_base_addr[dmanr]; /* Determine which address registers are used for memory/device accesses */ if (dmawp[MCFDMA_DCR] & MCFDMA_DCR_SINC) { /* Source incrementing, must be memory */ dmalp[MCFDMA_SAR] = a; /* Set dest address, must be device */ dmalp[MCFDMA_DAR] = dma_device_address[dmanr]; } else { /* Destination incrementing, must be memory */ dmalp[MCFDMA_DAR] = a; /* Set source address, must be device */ dmalp[MCFDMA_SAR] = dma_device_address[dmanr]; } #ifdef DEBUG_DMA printk("%s(%d): dmanr=%d DCR[%x]=%x SAR[%x]=%08x DAR[%x]=%08x\n", __FILE__, __LINE__, dmanr, (int) &dmawp[MCFDMA_DCR], dmawp[MCFDMA_DCR], (int) &dmalp[MCFDMA_SAR], dmalp[MCFDMA_SAR], (int) &dmalp[MCFDMA_DAR], dmalp[MCFDMA_DAR]); #endif } /* * Specific for Coldfire - sets device address. * Should be called after the mode set call, and before set DMA address. */ static __inline__ void set_dma_device_addr(unsigned int dmanr, unsigned int a) { #ifdef DMA_DEBUG printk("set_dma_device_addr(dmanr=%d,a=%x)\n", dmanr, a); #endif dma_device_address[dmanr] = a; } /* * NOTE 2: "count" represents _bytes_. */ static __inline__ void set_dma_count(unsigned int dmanr, unsigned int count) { volatile unsigned short *dmawp; #ifdef DMA_DEBUG printk("set_dma_count(dmanr=%d,count=%d)\n", dmanr, count); #endif dmawp = (unsigned short *) dma_base_addr[dmanr]; dmawp[MCFDMA_BCR] = (unsigned short)count; } /* * Get DMA residue count. After a DMA transfer, this * should return zero. Reading this while a DMA transfer is * still in progress will return unpredictable results. * Otherwise, it returns the number of _bytes_ left to transfer. */ static __inline__ int get_dma_residue(unsigned int dmanr) { volatile unsigned short *dmawp; unsigned short count; #ifdef DMA_DEBUG printk("get_dma_residue(dmanr=%d)\n", dmanr); #endif dmawp = (unsigned short *) dma_base_addr[dmanr]; count = dmawp[MCFDMA_BCR]; return((int) count); } #else /* CONFIG_M5272 is defined */ /* * The MCF5272 DMA controller is very different than the controller defined above * in terms of register mapping. For instance, with the exception of the 16-bit * interrupt register (IRQ#85, for reference), all of the registers are 32-bit. * * The big difference, however, is the lack of device-requested DMA. All modes * are dual address transfer, and there is no 'device' setup or direction bit. * You can DMA between a device and memory, between memory and memory, or even between * two devices directly, with any combination of incrementing and non-incrementing * addresses you choose. This puts a crimp in distinguishing between the 'device * address' set up by set_dma_device_addr. * * Therefore, there are two options. One is to use set_dma_addr and set_dma_device_addr, * which will act exactly as above in -- it will look to see if the source is set to * autoincrement, and if so it will make the source use the set_dma_addr value and the * destination the set_dma_device_addr value. Otherwise the source will be set to the * set_dma_device_addr value and the destination will get the set_dma_addr value. * * The other is to use the provided set_dma_src_addr and set_dma_dest_addr functions * and make it explicit. Depending on what you're doing, one of these two should work * for you, but don't mix them in the same transfer setup. */ /* enable/disable a specific DMA channel */ static __inline__ void enable_dma(unsigned int dmanr) { volatile unsigned int *dmalp; #ifdef DMA_DEBUG printk("enable_dma(dmanr=%d)\n", dmanr); #endif dmalp = (unsigned int *) dma_base_addr[dmanr]; dmalp[MCFDMA_DMR] |= MCFDMA_DMR_EN; } static __inline__ void disable_dma(unsigned int dmanr) { volatile unsigned int *dmalp; #ifdef DMA_DEBUG printk("disable_dma(dmanr=%d)\n", dmanr); #endif dmalp = (unsigned int *) dma_base_addr[dmanr]; /* Turn off external requests, and stop any DMA in progress */ dmalp[MCFDMA_DMR] &= ~MCFDMA_DMR_EN; dmalp[MCFDMA_DMR] |= MCFDMA_DMR_RESET; } /* * Clear the 'DMA Pointer Flip Flop'. * Write 0 for LSB/MSB, 1 for MSB/LSB access. * Use this once to initialize the FF to a known state. * After that, keep track of it. :-) * --- In order to do that, the DMA routines below should --- * --- only be used while interrupts are disabled! --- * * This is a NOP for ColdFire. Provide a stub for compatibility. */ static __inline__ void clear_dma_ff(unsigned int dmanr) { } /* set mode (above) for a specific DMA channel */ static __inline__ void set_dma_mode(unsigned int dmanr, char mode) { volatile unsigned int *dmalp; volatile unsigned short *dmawp; #ifdef DMA_DEBUG printk("set_dma_mode(dmanr=%d,mode=%d)\n", dmanr, mode); #endif dmalp = (unsigned int *) dma_base_addr[dmanr]; dmawp = (unsigned short *) dma_base_addr[dmanr]; /* Clear config errors */ dmalp[MCFDMA_DMR] |= MCFDMA_DMR_RESET; /* Set command register */ dmalp[MCFDMA_DMR] = MCFDMA_DMR_RQM_DUAL | /* Mandatory Request Mode setting */ MCFDMA_DMR_DSTT_SD | /* Set up addressing types; set to supervisor-data. */ MCFDMA_DMR_SRCT_SD | /* Set up addressing types; set to supervisor-data. */ /* source static-address-mode */ ((mode & DMA_MODE_SRC_SA_BIT) ? MCFDMA_DMR_SRCM_SA : MCFDMA_DMR_SRCM_IA) | /* dest static-address-mode */ ((mode & DMA_MODE_DES_SA_BIT) ? MCFDMA_DMR_DSTM_SA : MCFDMA_DMR_DSTM_IA) | /* burst, 32 bit, 16 bit or 8 bit transfers are separately configurable on the MCF5272 */ (((mode & DMA_MODE_SSIZE_MASK) >> DMA_MODE_SSIZE_OFF) << MCFDMA_DMR_DSTS_OFF) | (((mode & DMA_MODE_SSIZE_MASK) >> DMA_MODE_SSIZE_OFF) << MCFDMA_DMR_SRCS_OFF); dmawp[MCFDMA_DIR] |= MCFDMA_DIR_ASCEN; /* Enable completion interrupts */ #ifdef DEBUG_DMA printk("%s(%d): dmanr=%d DMR[%x]=%x DIR[%x]=%x\n", __FILE__, __LINE__, dmanr, (int) &dmalp[MCFDMA_DMR], dmabp[MCFDMA_DMR], (int) &dmawp[MCFDMA_DIR], dmawp[MCFDMA_DIR]); #endif } /* Set transfer address for specific DMA channel */ static __inline__ void set_dma_addr(unsigned int dmanr, unsigned int a) { volatile unsigned int *dmalp; #ifdef DMA_DEBUG printk("set_dma_addr(dmanr=%d,a=%x)\n", dmanr, a); #endif dmalp = (unsigned int *) dma_base_addr[dmanr]; /* Determine which address registers are used for memory/device accesses */ if (dmalp[MCFDMA_DMR] & MCFDMA_DMR_SRCM) { /* Source incrementing, must be memory */ dmalp[MCFDMA_DSAR] = a; /* Set dest address, must be device */ dmalp[MCFDMA_DDAR] = dma_device_address[dmanr]; } else { /* Destination incrementing, must be memory */ dmalp[MCFDMA_DDAR] = a; /* Set source address, must be device */ dmalp[MCFDMA_DSAR] = dma_device_address[dmanr]; } #ifdef DEBUG_DMA printk("%s(%d): dmanr=%d DMR[%x]=%x SAR[%x]=%08x DAR[%x]=%08x\n", __FILE__, __LINE__, dmanr, (int) &dmawp[MCFDMA_DMR], dmawp[MCFDMA_DMR], (int) &dmalp[MCFDMA_DSAR], dmalp[MCFDMA_DSAR], (int) &dmalp[MCFDMA_DDAR], dmalp[MCFDMA_DDAR]); #endif } /* * Specific for Coldfire - sets device address. * Should be called after the mode set call, and before set DMA address. */ static __inline__ void set_dma_device_addr(unsigned int dmanr, unsigned int a) { #ifdef DMA_DEBUG printk("set_dma_device_addr(dmanr=%d,a=%x)\n", dmanr, a); #endif dma_device_address[dmanr] = a; } /* * NOTE 2: "count" represents _bytes_. * * NOTE 3: While a 32-bit register, "count" is only a maximum 24-bit value. */ static __inline__ void set_dma_count(unsigned int dmanr, unsigned int count) { volatile unsigned int *dmalp; #ifdef DMA_DEBUG printk("set_dma_count(dmanr=%d,count=%d)\n", dmanr, count); #endif dmalp = (unsigned int *) dma_base_addr[dmanr]; dmalp[MCFDMA_DBCR] = count; } /* * Get DMA residue count. After a DMA transfer, this * should return zero. Reading this while a DMA transfer is * still in progress will return unpredictable results. * Otherwise, it returns the number of _bytes_ left to transfer. */ static __inline__ int get_dma_residue(unsigned int dmanr) { volatile unsigned int *dmalp; unsigned int count; #ifdef DMA_DEBUG printk("get_dma_residue(dmanr=%d)\n", dmanr); #endif dmalp = (unsigned int *) dma_base_addr[dmanr]; count = dmalp[MCFDMA_DBCR]; return(count); } #endif /* !defined(CONFIG_M5272) */ #endif /* CONFIG_COLDFIRE */ /* it's useless on the m68k, but unfortunately needed by the new bootmem allocator (but this should do it for this) */ #define MAX_DMA_ADDRESS PAGE_OFFSET #define MAX_DMA_CHANNELS 8 extern int request_dma(unsigned int dmanr, const char * device_id); /* reserve a DMA channel */ extern void free_dma(unsigned int dmanr); /* release it again */ #ifdef CONFIG_PCI extern int isa_dma_bridge_buggy; #else #define isa_dma_bridge_buggy (0) #endif #endif /* _M68K_DMA_H */
Name | Type | Size | Permission | Actions |
---|---|---|---|---|
Kbuild | File | 599 B | 0644 |
|
MC68328.h | File | 37.82 KB | 0644 |
|
MC68EZ328.h | File | 37.74 KB | 0644 |
|
MC68VZ328.h | File | 41.02 KB | 0644 |
|
a.out-core.h | File | 1.98 KB | 0644 |
|
adb_iop.h | File | 1.09 KB | 0644 |
|
amigahw.h | File | 10.49 KB | 0644 |
|
amigaints.h | File | 3.5 KB | 0644 |
|
amigayle.h | File | 3.19 KB | 0644 |
|
amipcmcia.h | File | 2.51 KB | 0644 |
|
apollohw.h | File | 2.35 KB | 0644 |
|
asm-offsets.h | File | 35 B | 0644 |
|
asm-prototypes.h | File | 211 B | 0644 |
|
atafd.h | File | 300 B | 0644 |
|
atafdreg.h | File | 2.68 KB | 0644 |
|
atari_joystick.h | File | 457 B | 0644 |
|
atari_stdma.h | File | 514 B | 0644 |
|
atari_stram.h | File | 528 B | 0644 |
|
atarihw.h | File | 20.3 KB | 0644 |
|
atariints.h | File | 5.56 KB | 0644 |
|
atarikb.h | File | 1.4 KB | 0644 |
|
atomic.h | File | 4.86 KB | 0644 |
|
bitops.h | File | 12.19 KB | 0644 |
|
blinken.h | File | 641 B | 0644 |
|
bootinfo.h | File | 783 B | 0644 |
|
bootstd.h | File | 4.64 KB | 0644 |
|
bug.h | File | 659 B | 0644 |
|
bugs.h | File | 369 B | 0644 |
|
bvme6000hw.h | File | 3.45 KB | 0644 |
|
cache.h | File | 296 B | 0644 |
|
cacheflush.h | File | 133 B | 0644 |
|
cacheflush_mm.h | File | 6.92 KB | 0644 |
|
cacheflush_no.h | File | 2.61 KB | 0644 |
|
checksum.h | File | 3.4 KB | 0644 |
|
cmpxchg.h | File | 3.34 KB | 0644 |
|
coldfire.h | File | 1.61 KB | 0644 |
|
contregs.h | File | 3.31 KB | 0644 |
|
current.h | File | 580 B | 0644 |
|
delay.h | File | 3.43 KB | 0644 |
|
div64.h | File | 858 B | 0644 |
|
dma-mapping.h | File | 291 B | 0644 |
|
dma.h | File | 16.65 KB | 0644 |
|
dsp56k.h | File | 1.24 KB | 0644 |
|
dvma.h | File | 9.67 KB | 0644 |
|
elf.h | File | 3.07 KB | 0644 |
|
entry.h | File | 5.76 KB | 0644 |
|
export.h | File | 74 B | 0644 |
|
fb.h | File | 921 B | 0644 |
|
fbio.h | File | 9.87 KB | 0644 |
|
flat.h | File | 1.02 KB | 0644 |
|
floppy.h | File | 5.06 KB | 0644 |
|
fpu.h | File | 535 B | 0644 |
|
ftrace.h | File | 12 B | 0644 |
|
gpio.h | File | 2.64 KB | 0644 |
|
hardirq.h | File | 594 B | 0644 |
|
hash.h | File | 2.07 KB | 0644 |
|
hp300hw.h | File | 186 B | 0644 |
|
hwtest.h | File | 467 B | 0644 |
|
ide.h | File | 1.67 KB | 0644 |
|
idprom.h | File | 725 B | 0644 |
|
intersil.h | File | 1.11 KB | 0644 |
|
io.h | File | 383 B | 0644 |
|
io_mm.h | File | 16.19 KB | 0644 |
|
io_no.h | File | 5.26 KB | 0644 |
|
irq.h | File | 2.57 KB | 0644 |
|
irqflags.h | File | 1.61 KB | 0644 |
|
kexec.h | File | 732 B | 0644 |
|
linkage.h | File | 1.55 KB | 0644 |
|
m5206sim.h | File | 6.4 KB | 0644 |
|
m520xsim.h | File | 7.15 KB | 0644 |
|
m523xsim.h | File | 7.7 KB | 0644 |
|
m525xsim.h | File | 10.57 KB | 0644 |
|
m5272sim.h | File | 6.05 KB | 0644 |
|
m527xsim.h | File | 13.51 KB | 0644 |
|
m528xsim.h | File | 9.37 KB | 0644 |
|
m52xxacr.h | File | 3.57 KB | 0644 |
|
m5307sim.h | File | 7.52 KB | 0644 |
|
m53xxacr.h | File | 3.6 KB | 0644 |
|
m53xxsim.h | File | 53.97 KB | 0644 |
|
m5407sim.h | File | 6.14 KB | 0644 |
|
m5441xsim.h | File | 8.5 KB | 0644 |
|
m54xxacr.h | File | 4.82 KB | 0644 |
|
m54xxgpt.h | File | 3.66 KB | 0644 |
|
m54xxpci.h | File | 6.13 KB | 0644 |
|
m54xxsim.h | File | 3.8 KB | 0644 |
|
mac_asc.h | File | 520 B | 0644 |
|
mac_baboon.h | File | 999 B | 0644 |
|
mac_iop.h | File | 5.37 KB | 0644 |
|
mac_oss.h | File | 1.83 KB | 0644 |
|
mac_psc.h | File | 7.25 KB | 0644 |
|
mac_via.h | File | 11.44 KB | 0644 |
|
machdep.h | File | 1.34 KB | 0644 |
|
machines.h | File | 3.13 KB | 0644 |
|
machw.h | File | 588 B | 0644 |
|
macintosh.h | File | 2.02 KB | 0644 |
|
macints.h | File | 3.28 KB | 0644 |
|
math-emu.h | File | 6.74 KB | 0644 |
|
mc146818rtc.h | File | 598 B | 0644 |
|
mcf8390.h | File | 3.75 KB | 0644 |
|
mcf_pgalloc.h | File | 2.37 KB | 0644 |
|
mcf_pgtable.h | File | 9.89 KB | 0644 |
|
mcfclk.h | File | 1.01 KB | 0644 |
|
mcfdma.h | File | 6.51 KB | 0644 |
|
mcfgpio.h | File | 8.48 KB | 0644 |
|
mcfintc.h | File | 3.09 KB | 0644 |
|
mcfmmu.h | File | 3.67 KB | 0644 |
|
mcfpit.h | File | 2.22 KB | 0644 |
|
mcfqspi.h | File | 1.82 KB | 0644 |
|
mcfsim.h | File | 1.5 KB | 0644 |
|
mcfslt.h | File | 1.21 KB | 0644 |
|
mcftimer.h | File | 2.3 KB | 0644 |
|
mcfuart.h | File | 6.91 KB | 0644 |
|
mcfwdebug.h | File | 4.99 KB | 0644 |
|
mmu.h | File | 243 B | 0644 |
|
mmu_context.h | File | 7.2 KB | 0644 |
|
mmzone.h | File | 264 B | 0644 |
|
module.h | File | 847 B | 0644 |
|
motorola_pgalloc.h | File | 2.26 KB | 0644 |
|
motorola_pgtable.h | File | 9.2 KB | 0644 |
|
movs.h | File | 1.44 KB | 0644 |
|
mvme147hw.h | File | 2.81 KB | 0644 |
|
mvme16xhw.h | File | 2.16 KB | 0644 |
|
natfeat.h | File | 533 B | 0644 |
|
nettel.h | File | 2.95 KB | 0644 |
|
nubus.h | File | 1.21 KB | 0644 |
|
openprom.h | File | 7.98 KB | 0644 |
|
oplib.h | File | 9.54 KB | 0644 |
|
page.h | File | 1.47 KB | 0644 |
|
page_mm.h | File | 4.06 KB | 0644 |
|
page_no.h | File | 1.28 KB | 0644 |
|
page_offset.h | File | 256 B | 0644 |
|
parport.h | File | 837 B | 0644 |
|
pci.h | File | 458 B | 0644 |
|
pgalloc.h | File | 444 B | 0644 |
|
pgtable.h | File | 127 B | 0644 |
|
pgtable_mm.h | File | 4.84 KB | 0644 |
|
pgtable_no.h | File | 1.57 KB | 0644 |
|
processor.h | File | 3.59 KB | 0644 |
|
ptrace.h | File | 643 B | 0644 |
|
q40_master.h | File | 2.28 KB | 0644 |
|
q40ints.h | File | 749 B | 0644 |
|
quicc_simple.h | File | 1.79 KB | 0644 |
|
raw_io.h | File | 11.41 KB | 0644 |
|
segment.h | File | 1.42 KB | 0644 |
|
serial.h | File | 1.14 KB | 0644 |
|
setup.h | File | 9.25 KB | 0644 |
|
signal.h | File | 1.34 KB | 0644 |
|
smp.h | File | 32 B | 0644 |
|
string.h | File | 1.68 KB | 0644 |
|
sun3-head.h | File | 353 B | 0644 |
|
sun3_pgalloc.h | File | 2.26 KB | 0644 |
|
sun3_pgtable.h | File | 7.65 KB | 0644 |
|
sun3ints.h | File | 989 B | 0644 |
|
sun3mmu.h | File | 4.91 KB | 0644 |
|
sun3x.h | File | 868 B | 0644 |
|
sun3xflop.h | File | 5.62 KB | 0644 |
|
sun3xprom.h | File | 1.31 KB | 0644 |
|
switch_to.h | File | 1.51 KB | 0644 |
|
thread_info.h | File | 2.02 KB | 0644 |
|
timex.h | File | 974 B | 0644 |
|
tlb.h | File | 486 B | 0644 |
|
tlbflush.h | File | 5.95 KB | 0644 |
|
traps.h | File | 8.33 KB | 0644 |
|
uaccess.h | File | 152 B | 0644 |
|
uaccess_mm.h | File | 10.31 KB | 0644 |
|
uaccess_no.h | File | 3.69 KB | 0644 |
|
ucontext.h | File | 570 B | 0644 |
|
unaligned.h | File | 600 B | 0644 |
|
unistd.h | File | 952 B | 0644 |
|
user.h | File | 3.78 KB | 0644 |
|
vga.h | File | 651 B | 0644 |
|
virtconvert.h | File | 947 B | 0644 |
|
zorro.h | File | 1.17 KB | 0644 |
|