404

[ Avaa Bypassed ]




Upload:

Command:

botdev@3.17.156.168: ~ $
/* MN10300 SMP support
 *
 * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
 * Written by David Howells (dhowells@redhat.com)
 *
 * Modified by Matsushita Electric Industrial Co., Ltd.
 * Modifications:
 *  13-Nov-2006 MEI Define IPI-IRQ number and add inline/macro function
 *                  for SMP support.
 *  22-Jan-2007 MEI Add the define related to SMP_BOOT_IRQ.
 *  23-Feb-2007 MEI Add the define related to SMP icahce invalidate.
 *  23-Jun-2008 MEI Delete INTC_IPI.
 *  22-Jul-2008 MEI Add smp_nmi_call_function and related defines.
 *  04-Aug-2008 MEI Delete USE_DOIRQ_CACHE_IPI.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public Licence
 * as published by the Free Software Foundation; either version
 * 2 of the Licence, or (at your option) any later version.
 */
#ifndef _ASM_SMP_H
#define _ASM_SMP_H

#ifndef __ASSEMBLY__
#include <linux/threads.h>
#include <linux/cpumask.h>
#include <linux/thread_info.h>
#endif

#ifdef CONFIG_SMP
#include <proc/smp-regs.h>

#define RESCHEDULE_IPI		63
#define CALL_FUNC_SINGLE_IPI	192
#define LOCAL_TIMER_IPI		193
#define FLUSH_CACHE_IPI		194
#define CALL_FUNCTION_NMI_IPI	195
#define DEBUGGER_NMI_IPI	196

#define SMP_BOOT_IRQ		195

#define RESCHEDULE_GxICR_LV	GxICR_LEVEL_6
#define CALL_FUNCTION_GxICR_LV	GxICR_LEVEL_4
#define LOCAL_TIMER_GxICR_LV	GxICR_LEVEL_4
#define FLUSH_CACHE_GxICR_LV	GxICR_LEVEL_0
#define SMP_BOOT_GxICR_LV	GxICR_LEVEL_0
#define DEBUGGER_GxICR_LV	CONFIG_DEBUGGER_IRQ_LEVEL

#define TIME_OUT_COUNT_BOOT_IPI	100
#define DELAY_TIME_BOOT_IPI	75000


#ifndef __ASSEMBLY__

/**
 * raw_smp_processor_id - Determine the raw CPU ID of the CPU running it
 *
 * What we really want to do is to use the CPUID hardware CPU register to get
 * this information, but accesses to that aren't cached, and run at system bus
 * speed, not CPU speed.  A copy of this value is, however, stored in the
 * thread_info struct, and that can be cached.
 *
 * An alternate way of dealing with this could be to use the EPSW.S bits to
 * cache this information for systems with up to four CPUs.
 */
#define arch_smp_processor_id()	(CPUID)
#if 0
#define raw_smp_processor_id()	(arch_smp_processor_id())
#else
#define raw_smp_processor_id()	(current_thread_info()->cpu)
#endif

static inline int cpu_logical_map(int cpu)
{
	return cpu;
}

static inline int cpu_number_map(int cpu)
{
	return cpu;
}


extern cpumask_t cpu_boot_map;

extern void smp_init_cpus(void);
extern void smp_cache_interrupt(void);
extern void send_IPI_allbutself(int irq);
extern int smp_nmi_call_function(void (*func)(void *), void *info, int wait);

extern void arch_send_call_function_single_ipi(int cpu);
extern void arch_send_call_function_ipi_mask(const struct cpumask *mask);

#ifdef CONFIG_HOTPLUG_CPU
extern int __cpu_disable(void);
extern void __cpu_die(unsigned int cpu);
#endif /* CONFIG_HOTPLUG_CPU */

#endif /* __ASSEMBLY__ */
#else /* CONFIG_SMP */
#ifndef __ASSEMBLY__

static inline void smp_init_cpus(void) {}
#define raw_smp_processor_id() 0

#endif /* __ASSEMBLY__ */
#endif /* CONFIG_SMP */

#endif /* _ASM_SMP_H */

Filemanager

Name Type Size Permission Actions
Kbuild File 314 B 0644
asm-offsets.h File 35 B 0644
atomic.h File 4.02 KB 0644
bitops.h File 5.42 KB 0644
bug.h File 864 B 0644
bugs.h File 561 B 0644
busctl-regs.h File 7.8 KB 0644
cache.h File 2.06 KB 0644
cacheflush.h File 7.6 KB 0644
checksum.h File 2.09 KB 0644
cmpxchg.h File 2.65 KB 0644
cpu-regs.h File 16.61 KB 0644
current.h File 922 B 0644
debugger.h File 1.2 KB 0644
delay.h File 597 B 0644
div64.h File 3.21 KB 0644
dma-mapping.h File 636 B 0644
dma.h File 3.09 KB 0644
dmactl-regs.h File 532 B 0644
elf.h File 4.49 KB 0644
emergency-restart.h File 43 B 0644
exceptions.h File 4.74 KB 0644
fpu.h File 3.57 KB 0644
frame.inc File 2.37 KB 0644
ftrace.h File 12 B 0644
futex.h File 31 B 0644
gdb-stub.h File 5.42 KB 0644
hardirq.h File 1.68 KB 0644
highmem.h File 3.01 KB 0644
hw_irq.h File 483 B 0644
intctl-regs.h File 2.26 KB 0644
io.h File 7.67 KB 0644
irq.h File 1.11 KB 0644
irq_regs.h File 751 B 0644
irqflags.h File 4.05 KB 0644
kdebug.h File 561 B 0644
kgdb.h File 1.7 KB 0644
kmap_types.h File 160 B 0644
kprobes.h File 1.59 KB 0644
linkage.h File 593 B 0644
local.h File 31 B 0644
local64.h File 33 B 0644
mc146818rtc.h File 26 B 0644
mmu.h File 434 B 0644
mmu_context.h File 4.44 KB 0644
module.h File 677 B 0644
nmi.h File 500 B 0644
page.h File 3.63 KB 0644
page_offset.h File 302 B 0644
pci.h File 2.17 KB 0644
percpu.h File 32 B 0644
pgalloc.h File 1.49 KB 0644
pgtable.h File 15.68 KB 0644
pio-regs.h File 7.53 KB 0644
processor.h File 4.12 KB 0644
ptrace.h File 805 B 0644
reset-regs.h File 1.8 KB 0644
rtc-regs.h File 3.57 KB 0644
rtc.h File 692 B 0644
rwlock.h File 2.98 KB 0644
serial-regs.h File 8.85 KB 0644
serial.h File 1.02 KB 0644
setup.h File 574 B 0644
shmparam.h File 182 B 0644
signal.h File 888 B 0644
smp.h File 3.06 KB 0644
smsc911x.h File 27 B 0644
spinlock.h File 3.84 KB 0644
spinlock_types.h File 445 B 0644
string.h File 1.03 KB 0644
switch_to.h File 1.49 KB 0644
syscall.h File 2.38 KB 0644
termios.h File 387 B 0644
thread_info.h File 4.36 KB 0644
timer-regs.h File 20.72 KB 0644
timex.h File 843 B 0644
tlb.h File 941 B 0644
tlbflush.h File 3.45 KB 0644
topology.h File 34 B 0644
types.h File 620 B 0644
uaccess.h File 7.78 KB 0644
ucontext.h File 673 B 0644
unaligned.h File 678 B 0644
unistd.h File 1.34 KB 0644
user.h File 1.91 KB 0644
vga.h File 471 B 0644
xor.h File 29 B 0644