404

[ Avaa Bypassed ]




Upload:

Command:

botdev@3.147.75.131: ~ $
/*
 * OpenRISC Linux
 *
 * Linux architectural port borrowing liberally from similar works of
 * others.  All original copyrights apply as per the original source
 * declaration.
 *
 * OpenRISC implementation:
 * Copyright (C) Jan Henrik Weinstock <jan.weinstock@rwth-aachen.de>
 * et al.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

#ifndef __ASM_CACHEFLUSH_H
#define __ASM_CACHEFLUSH_H

#include <linux/mm.h>

/*
 * Helper function for flushing or invalidating entire pages from data
 * and instruction caches. SMP needs a little extra work, since we need
 * to flush the pages on all cpus.
 */
extern void local_dcache_page_flush(struct page *page);
extern void local_icache_page_inv(struct page *page);

/*
 * Data cache flushing always happen on the local cpu. Instruction cache
 * invalidations need to be broadcasted to all other cpu in the system in
 * case of SMP configurations.
 */
#ifndef CONFIG_SMP
#define dcache_page_flush(page)      local_dcache_page_flush(page)
#define icache_page_inv(page)        local_icache_page_inv(page)
#else  /* CONFIG_SMP */
#define dcache_page_flush(page)      local_dcache_page_flush(page)
#define icache_page_inv(page)        smp_icache_page_inv(page)
extern void smp_icache_page_inv(struct page *page);
#endif /* CONFIG_SMP */

/*
 * Synchronizes caches. Whenever a cpu writes executable code to memory, this
 * should be called to make sure the processor sees the newly written code.
 */
static inline void sync_icache_dcache(struct page *page)
{
	if (!IS_ENABLED(CONFIG_DCACHE_WRITETHROUGH))
		dcache_page_flush(page);
	icache_page_inv(page);
}

/*
 * Pages with this bit set need not be flushed/invalidated, since
 * they have not changed since last flush. New pages start with
 * PG_arch_1 not set and are therefore dirty by default.
 */
#define PG_dc_clean                  PG_arch_1

#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 1
static inline void flush_dcache_page(struct page *page)
{
	clear_bit(PG_dc_clean, &page->flags);
}

/*
 * Other interfaces are not required since we do not have virtually
 * indexed or tagged caches. So we can use the default here.
 */
#define flush_cache_all()				do { } while (0)
#define flush_cache_mm(mm)				do { } while (0)
#define flush_cache_dup_mm(mm)				do { } while (0)
#define flush_cache_range(vma, start, end)		do { } while (0)
#define flush_cache_page(vma, vmaddr, pfn)		do { } while (0)
#define flush_dcache_mmap_lock(mapping)			do { } while (0)
#define flush_dcache_mmap_unlock(mapping)		do { } while (0)
#define flush_icache_range(start, end)			do { } while (0)
#define flush_icache_page(vma, pg)			do { } while (0)
#define flush_icache_user_range(vma, pg, adr, len)	do { } while (0)
#define flush_cache_vmap(start, end)			do { } while (0)
#define flush_cache_vunmap(start, end)			do { } while (0)

#define copy_to_user_page(vma, page, vaddr, dst, src, len)           \
	do {                                                         \
		memcpy(dst, src, len);                               \
		if (vma->vm_flags & VM_EXEC)                         \
			sync_icache_dcache(page);                    \
	} while (0)

#define copy_from_user_page(vma, page, vaddr, dst, src, len)         \
	memcpy(dst, src, len)

#endif /* __ASM_CACHEFLUSH_H */

Filemanager

Name Type Size Permission Actions
bitops Folder 0755
Kbuild File 997 B 0644
asm-offsets.h File 35 B 0644
atomic.h File 3.02 KB 0644
barrier.h File 203 B 0644
bitops.h File 1.5 KB 0644
cache.h File 888 B 0644
cacheflush.h File 3.37 KB 0644
cmpxchg.h File 3.92 KB 0644
cpuinfo.h File 970 B 0644
delay.h File 670 B 0644
dma-mapping.h File 968 B 0644
elf.h File 2.02 KB 0644
fixmap.h File 2.74 KB 0644
futex.h File 2.24 KB 0644
io.h File 1.31 KB 0644
irq.h File 835 B 0644
irqflags.h File 866 B 0644
linkage.h File 764 B 0644
mmu.h File 728 B 0644
mmu_context.h File 1.3 KB 0644
page.h File 2.54 KB 0644
pgalloc.h File 2.57 KB 0644
pgtable.h File 13.96 KB 0644
processor.h File 2.7 KB 0644
ptrace.h File 3.33 KB 0644
serial.h File 1.11 KB 0644
smp.h File 822 B 0644
spinlock.h File 985 B 0644
spinlock_types.h File 188 B 0644
spr.h File 1.17 KB 0644
spr_defs.h File 22.91 KB 0644
string.h File 324 B 0644
syscall.h File 1.91 KB 0644
syscalls.h File 1.04 KB 0644
thread_info.h File 3.85 KB 0644
time.h File 627 B 0644
timex.h File 914 B 0644
tlb.h File 1.01 KB 0644
tlbflush.h File 2.05 KB 0644
uaccess.h File 7.98 KB 0644
unaligned.h File 1.7 KB 0644
unwinder.h File 557 B 0644