/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _ASM_POWERPC_MMU_8XX_H_ #define _ASM_POWERPC_MMU_8XX_H_ /* * PPC8xx support */ /* Control/status registers for the MPC8xx. * A write operation to these registers causes serialized access. * During software tablewalk, the registers used perform mask/shift-add * operations when written/read. A TLB entry is created when the Mx_RPN * is written, and the contents of several registers are used to * create the entry. */ #define SPRN_MI_CTR 784 /* Instruction TLB control register */ #define MI_GPM 0x80000000 /* Set domain manager mode */ #define MI_PPM 0x40000000 /* Set subpage protection */ #define MI_CIDEF 0x20000000 /* Set cache inhibit when MMU dis */ #define MI_RSV4I 0x08000000 /* Reserve 4 TLB entries */ #define MI_PPCS 0x02000000 /* Use MI_RPN prob/priv state */ #define MI_IDXMASK 0x00001f00 /* TLB index to be loaded */ #define MI_RESETVAL 0x00000000 /* Value of register at reset */ /* These are the Ks and Kp from the PowerPC books. For proper operation, * Ks = 0, Kp = 1. */ #define SPRN_MI_AP 786 #define MI_Ks 0x80000000 /* Should not be set */ #define MI_Kp 0x40000000 /* Should always be set */ /* * All pages' PP exec bits are set to 000, which means Execute for Supervisor * and no Execute for User. * Then we use the APG to say whether accesses are according to Page rules, * "all Supervisor" rules (Exec for all) and "all User" rules (Exec for noone) * Therefore, we define 4 APG groups. msb is _PAGE_EXEC, lsb is _PAGE_USER * 0 (00) => Not User, no exec => 11 (all accesses performed as user) * 1 (01) => User but no exec => 11 (all accesses performed as user) * 2 (10) => Not User, exec => 01 (rights according to page definition) * 3 (11) => User, exec => 00 (all accesses performed as supervisor) */ #define MI_APG_INIT 0xf4ffffff /* The effective page number register. When read, contains the information * about the last instruction TLB miss. When MI_RPN is written, bits in * this register are used to create the TLB entry. */ #define SPRN_MI_EPN 787 #define MI_EPNMASK 0xfffff000 /* Effective page number for entry */ #define MI_EVALID 0x00000200 /* Entry is valid */ #define MI_ASIDMASK 0x0000000f /* ASID match value */ /* Reset value is undefined */ /* A "level 1" or "segment" or whatever you want to call it register. * For the instruction TLB, it contains bits that get loaded into the * TLB entry when the MI_RPN is written. */ #define SPRN_MI_TWC 789 #define MI_APG 0x000001e0 /* Access protection group (0) */ #define MI_GUARDED 0x00000010 /* Guarded storage */ #define MI_PSMASK 0x0000000c /* Mask of page size bits */ #define MI_PS8MEG 0x0000000c /* 8M page size */ #define MI_PS512K 0x00000004 /* 512K page size */ #define MI_PS4K_16K 0x00000000 /* 4K or 16K page size */ #define MI_SVALID 0x00000001 /* Segment entry is valid */ /* Reset value is undefined */ /* Real page number. Defined by the pte. Writing this register * causes a TLB entry to be created for the instruction TLB, using * additional information from the MI_EPN, and MI_TWC registers. */ #define SPRN_MI_RPN 790 #define MI_SPS16K 0x00000008 /* Small page size (0 = 4k, 1 = 16k) */ /* Define an RPN value for mapping kernel memory to large virtual * pages for boot initialization. This has real page number of 0, * large page size, shared page, cache enabled, and valid. * Also mark all subpages valid and write access. */ #define MI_BOOTINIT 0x000001fd #define SPRN_MD_CTR 792 /* Data TLB control register */ #define MD_GPM 0x80000000 /* Set domain manager mode */ #define MD_PPM 0x40000000 /* Set subpage protection */ #define MD_CIDEF 0x20000000 /* Set cache inhibit when MMU dis */ #define MD_WTDEF 0x10000000 /* Set writethrough when MMU dis */ #define MD_RSV4I 0x08000000 /* Reserve 4 TLB entries */ #define MD_TWAM 0x04000000 /* Use 4K page hardware assist */ #define MD_PPCS 0x02000000 /* Use MI_RPN prob/priv state */ #define MD_IDXMASK 0x00001f00 /* TLB index to be loaded */ #define MD_RESETVAL 0x04000000 /* Value of register at reset */ #define SPRN_M_CASID 793 /* Address space ID (context) to match */ #define MC_ASIDMASK 0x0000000f /* Bits used for ASID value */ /* These are the Ks and Kp from the PowerPC books. For proper operation, * Ks = 0, Kp = 1. */ #define SPRN_MD_AP 794 #define MD_Ks 0x80000000 /* Should not be set */ #define MD_Kp 0x40000000 /* Should always be set */ /* * All pages' PP data bits are set to either 000 or 011, which means * respectively RW for Supervisor and no access for User, or RO for * Supervisor and no access for user. * Then we use the APG to say whether accesses are according to Page rules or * "all Supervisor" rules (Access to all) * Therefore, we define 2 APG groups. lsb is _PAGE_USER * 0 => No user => 01 (all accesses performed according to page definition) * 1 => User => 00 (all accesses performed as supervisor * according to page definition) */ #define MD_APG_INIT 0x4fffffff /* The effective page number register. When read, contains the information * about the last instruction TLB miss. When MD_RPN is written, bits in * this register are used to create the TLB entry. */ #define SPRN_MD_EPN 795 #define MD_EPNMASK 0xfffff000 /* Effective page number for entry */ #define MD_EVALID 0x00000200 /* Entry is valid */ #define MD_ASIDMASK 0x0000000f /* ASID match value */ /* Reset value is undefined */ /* The pointer to the base address of the first level page table. * During a software tablewalk, reading this register provides the address * of the entry associated with MD_EPN. */ #define SPRN_M_TWB 796 #define M_L1TB 0xfffff000 /* Level 1 table base address */ #define M_L1INDX 0x00000ffc /* Level 1 index, when read */ /* Reset value is undefined */ /* A "level 1" or "segment" or whatever you want to call it register. * For the data TLB, it contains bits that get loaded into the TLB entry * when the MD_RPN is written. It is also provides the hardware assist * for finding the PTE address during software tablewalk. */ #define SPRN_MD_TWC 797 #define MD_L2TB 0xfffff000 /* Level 2 table base address */ #define MD_L2INDX 0xfffffe00 /* Level 2 index (*pte), when read */ #define MD_APG 0x000001e0 /* Access protection group (0) */ #define MD_GUARDED 0x00000010 /* Guarded storage */ #define MD_PSMASK 0x0000000c /* Mask of page size bits */ #define MD_PS8MEG 0x0000000c /* 8M page size */ #define MD_PS512K 0x00000004 /* 512K page size */ #define MD_PS4K_16K 0x00000000 /* 4K or 16K page size */ #define MD_WT 0x00000002 /* Use writethrough page attribute */ #define MD_SVALID 0x00000001 /* Segment entry is valid */ /* Reset value is undefined */ /* Real page number. Defined by the pte. Writing this register * causes a TLB entry to be created for the data TLB, using * additional information from the MD_EPN, and MD_TWC registers. */ #define SPRN_MD_RPN 798 #define MD_SPS16K 0x00000008 /* Small page size (0 = 4k, 1 = 16k) */ /* This is a temporary storage register that could be used to save * a processor working register during a tablewalk. */ #define SPRN_M_TW 799 #ifndef __ASSEMBLY__ typedef struct { unsigned int id; unsigned int active; unsigned long vdso_base; #ifdef CONFIG_PPC_MM_SLICES u16 user_psize; /* page size index */ u64 low_slices_psize; /* page size encodings */ unsigned char high_slices_psize[0]; unsigned long slb_addr_limit; #endif } mm_context_t; #define PHYS_IMMR_BASE (mfspr(SPRN_IMMR) & 0xfff80000) #define VIRT_IMMR_BASE (__fix_to_virt(FIX_IMMR_BASE)) /* Page size definitions, common between 32 and 64-bit * * shift : is the "PAGE_SHIFT" value for that page size * penc : is the pte encoding mask * */ struct mmu_psize_def { unsigned int shift; /* number of bits */ unsigned int enc; /* PTE encoding */ unsigned int ind; /* Corresponding indirect page size shift */ unsigned int flags; #define MMU_PAGE_SIZE_DIRECT 0x1 /* Supported as a direct size */ #define MMU_PAGE_SIZE_INDIRECT 0x2 /* Supported as an indirect size */ }; extern struct mmu_psize_def mmu_psize_defs[MMU_PAGE_COUNT]; static inline int shift_to_mmu_psize(unsigned int shift) { int psize; for (psize = 0; psize < MMU_PAGE_COUNT; ++psize) if (mmu_psize_defs[psize].shift == shift) return psize; return -1; } static inline unsigned int mmu_psize_to_shift(unsigned int mmu_psize) { if (mmu_psize_defs[mmu_psize].shift) return mmu_psize_defs[mmu_psize].shift; BUG(); } #endif /* !__ASSEMBLY__ */ #if defined(CONFIG_PPC_4K_PAGES) #define mmu_virtual_psize MMU_PAGE_4K #elif defined(CONFIG_PPC_16K_PAGES) #define mmu_virtual_psize MMU_PAGE_16K #else #error "Unsupported PAGE_SIZE" #endif #define mmu_linear_psize MMU_PAGE_8M #endif /* _ASM_POWERPC_MMU_8XX_H_ */
Name | Type | Size | Permission | Actions |
---|---|---|---|---|
book3s | Folder | 0755 |
|
|
nohash | Folder | 0755 |
|
|
8xx_immap.h | File | 13.77 KB | 0644 |
|
Kbuild | File | 248 B | 0644 |
|
accounting.h | File | 1 KB | 0644 |
|
agp.h | File | 525 B | 0644 |
|
archrandom.h | File | 1016 B | 0644 |
|
asm-compat.h | File | 2.53 KB | 0644 |
|
asm-offsets.h | File | 35 B | 0644 |
|
asm-prototypes.h | File | 4.78 KB | 0644 |
|
async_tx.h | File | 1.64 KB | 0644 |
|
atomic.h | File | 13.57 KB | 0644 |
|
backlight.h | File | 1.09 KB | 0644 |
|
barrier.h | File | 3.57 KB | 0644 |
|
bitops.h | File | 7.8 KB | 0644 |
|
bootx.h | File | 1.12 KB | 0644 |
|
btext.h | File | 926 B | 0644 |
|
bug.h | File | 3.55 KB | 0644 |
|
bugs.h | File | 486 B | 0644 |
|
cache.h | File | 2.47 KB | 0644 |
|
cacheflush.h | File | 3.76 KB | 0644 |
|
cell-pmu.h | File | 4.04 KB | 0644 |
|
cell-regs.h | File | 9.57 KB | 0644 |
|
checksum.h | File | 5.85 KB | 0644 |
|
cmpxchg.h | File | 12.16 KB | 0644 |
|
code-patching-asm.h | File | 397 B | 0644 |
|
code-patching.h | File | 5.01 KB | 0644 |
|
compat.h | File | 6.26 KB | 0644 |
|
context_tracking.h | File | 245 B | 0644 |
|
copro.h | File | 769 B | 0644 |
|
cpm.h | File | 5.09 KB | 0644 |
|
cpm1.h | File | 21.08 KB | 0644 |
|
cpm2.h | File | 48.43 KB | 0644 |
|
cpu_has_feature.h | File | 1.31 KB | 0644 |
|
cpufeature.h | File | 1.18 KB | 0644 |
|
cpuidle.h | File | 3.31 KB | 0644 |
|
cputable.h | File | 22.56 KB | 0644 |
|
cputhreads.h | File | 2.92 KB | 0644 |
|
cputime.h | File | 1.59 KB | 0644 |
|
current.h | File | 835 B | 0644 |
|
dbdma.h | File | 3.72 KB | 0644 |
|
dbell.h | File | 2.78 KB | 0644 |
|
dcr-generic.h | File | 1.58 KB | 0644 |
|
dcr-mmio.h | File | 1.68 KB | 0644 |
|
dcr-native.h | File | 4.42 KB | 0644 |
|
dcr-regs.h | File | 5.71 KB | 0644 |
|
dcr.h | File | 2.73 KB | 0644 |
|
debug.h | File | 1.97 KB | 0644 |
|
debugfs.h | File | 489 B | 0644 |
|
delay.h | File | 3.42 KB | 0644 |
|
device.h | File | 1.1 KB | 0644 |
|
disassemble.h | File | 2.73 KB | 0644 |
|
dma-mapping.h | File | 4.12 KB | 0644 |
|
dma.h | File | 10.51 KB | 0644 |
|
dt_cpu_ftrs.h | File | 816 B | 0644 |
|
edac.h | File | 1.08 KB | 0644 |
|
eeh.h | File | 14.44 KB | 0644 |
|
eeh_event.h | File | 1.36 KB | 0644 |
|
ehv_pic.h | File | 963 B | 0644 |
|
elf.h | File | 6.29 KB | 0644 |
|
emergency-restart.h | File | 43 B | 0644 |
|
emulated_ops.h | File | 2.58 KB | 0644 |
|
epapr_hcalls.h | File | 16.44 KB | 0644 |
|
exception-64e.h | File | 7.21 KB | 0644 |
|
exception-64s.h | File | 22.72 KB | 0644 |
|
exec.h | File | 246 B | 0644 |
|
extable.h | File | 904 B | 0644 |
|
fadump.h | File | 6.1 KB | 0644 |
|
fb.h | File | 483 B | 0644 |
|
feature-fixups.h | File | 8.76 KB | 0644 |
|
firmware.h | File | 4.71 KB | 0644 |
|
fixmap.h | File | 2.33 KB | 0644 |
|
floppy.h | File | 4.86 KB | 0644 |
|
fs_pd.h | File | 1.02 KB | 0644 |
|
fsl_85xx_cache_sram.h | File | 1.43 KB | 0644 |
|
fsl_gtm.h | File | 1.38 KB | 0644 |
|
fsl_hcalls.h | File | 17.2 KB | 0644 |
|
fsl_lbc.h | File | 10.9 KB | 0644 |
|
fsl_pamu_stash.h | File | 1.1 KB | 0644 |
|
fsl_pm.h | File | 1.36 KB | 0644 |
|
ftrace.h | File | 2.1 KB | 0644 |
|
futex.h | File | 2.4 KB | 0644 |
|
grackle.h | File | 331 B | 0644 |
|
hardirq.h | File | 1.15 KB | 0644 |
|
head-64.h | File | 13.86 KB | 0644 |
|
heathrow.h | File | 2.53 KB | 0644 |
|
highmem.h | File | 2.41 KB | 0644 |
|
hmi.h | File | 1.49 KB | 0644 |
|
hugetlb.h | File | 4.73 KB | 0644 |
|
hvcall.h | File | 15.35 KB | 0644 |
|
hvconsole.h | File | 1.37 KB | 0644 |
|
hvcserver.h | File | 2.09 KB | 0644 |
|
hvsi.h | File | 2.78 KB | 0644 |
|
hw_breakpoint.h | File | 3.07 KB | 0644 |
|
hw_irq.h | File | 5.24 KB | 0644 |
|
hydra.h | File | 2.91 KB | 0644 |
|
i8259.h | File | 361 B | 0644 |
|
ibmebus.h | File | 2.15 KB | 0644 |
|
icswx.h | File | 4.71 KB | 0644 |
|
ide.h | File | 586 B | 0644 |
|
ima.h | File | 772 B | 0644 |
|
imc-pmu.h | File | 2.87 KB | 0644 |
|
immap_cpm2.h | File | 10.5 KB | 0644 |
|
io-defs.h | File | 3.09 KB | 0644 |
|
io-workarounds.h | File | 1.54 KB | 0644 |
|
io.h | File | 28.02 KB | 0644 |
|
io_event_irq.h | File | 1.91 KB | 0644 |
|
iommu.h | File | 10.16 KB | 0644 |
|
ipic.h | File | 3.51 KB | 0644 |
|
irq.h | File | 1.83 KB | 0644 |
|
irq_work.h | File | 252 B | 0644 |
|
irqflags.h | File | 1.7 KB | 0644 |
|
isa-bridge.h | File | 654 B | 0644 |
|
jump_label.h | File | 1.62 KB | 0644 |
|
kdebug.h | File | 291 B | 0644 |
|
kdump.h | File | 1.37 KB | 0644 |
|
kexec.h | File | 4.02 KB | 0644 |
|
keylargo.h | File | 10.8 KB | 0644 |
|
kgdb.h | File | 2.06 KB | 0644 |
|
kmap_types.h | File | 434 B | 0644 |
|
kprobes.h | File | 3.75 KB | 0644 |
|
kup.h | File | 1021 B | 0644 |
|
kvm_asm.h | File | 5.46 KB | 0644 |
|
kvm_book3s.h | File | 12.06 KB | 0644 |
|
kvm_book3s_32.h | File | 1.39 KB | 0644 |
|
kvm_book3s_64.h | File | 12.62 KB | 0644 |
|
kvm_book3s_asm.h | File | 4.4 KB | 0644 |
|
kvm_booke.h | File | 2.68 KB | 0644 |
|
kvm_booke_hv_asm.h | File | 2.03 KB | 0644 |
|
kvm_fpu.h | File | 2.74 KB | 0644 |
|
kvm_host.h | File | 19.92 KB | 0644 |
|
kvm_para.h | File | 1.49 KB | 0644 |
|
kvm_ppc.h | File | 34.83 KB | 0644 |
|
libata-portmap.h | File | 249 B | 0644 |
|
linkage.h | File | 501 B | 0644 |
|
livepatch.h | File | 1.65 KB | 0644 |
|
local.h | File | 3.79 KB | 0644 |
|
lppaca.h | File | 5.02 KB | 0644 |
|
lv1call.h | File | 18.74 KB | 0644 |
|
machdep.h | File | 9.7 KB | 0644 |
|
macio.h | File | 3.89 KB | 0644 |
|
mc146818rtc.h | File | 943 B | 0644 |
|
mce.h | File | 5.58 KB | 0644 |
|
mediabay.h | File | 1.34 KB | 0644 |
|
mm-arch-hooks.h | File | 839 B | 0644 |
|
mman.h | File | 1.33 KB | 0644 |
|
mmu-40x.h | File | 1.94 KB | 0644 |
|
mmu-44x.h | File | 5.56 KB | 0644 |
|
mmu-8xx.h | File | 8.6 KB | 0644 |
|
mmu-book3e.h | File | 9.47 KB | 0644 |
|
mmu.h | File | 9.2 KB | 0644 |
|
mmu_context.h | File | 6.26 KB | 0644 |
|
mmzone.h | File | 1.08 KB | 0644 |
|
module.h | File | 2.47 KB | 0644 |
|
mpc5121.h | File | 3.82 KB | 0644 |
|
mpc52xx.h | File | 10.85 KB | 0644 |
|
mpc52xx_psc.h | File | 9.89 KB | 0644 |
|
mpc5xxx.h | File | 641 B | 0644 |
|
mpc6xx.h | File | 143 B | 0644 |
|
mpc8260.h | File | 742 B | 0644 |
|
mpc85xx.h | File | 2.52 KB | 0644 |
|
mpic.h | File | 13.97 KB | 0644 |
|
mpic_msgr.h | File | 3.52 KB | 0644 |
|
mpic_timer.h | File | 1.39 KB | 0644 |
|
msi_bitmap.h | File | 1.01 KB | 0644 |
|
nmi.h | File | 238 B | 0644 |
|
nvram.h | File | 3.21 KB | 0644 |
|
ohare.h | File | 1.64 KB | 0644 |
|
opal-api.h | File | 29.34 KB | 0644 |
|
opal.h | File | 16.53 KB | 0644 |
|
oprofile_impl.h | File | 3 KB | 0644 |
|
paca.h | File | 8.06 KB | 0644 |
|
page.h | File | 10.65 KB | 0644 |
|
page_32.h | File | 1.57 KB | 0644 |
|
page_64.h | File | 2.93 KB | 0644 |
|
parport.h | File | 956 B | 0644 |
|
pasemi_dma.h | File | 23.32 KB | 0644 |
|
pci-bridge.h | File | 9.21 KB | 0644 |
|
pci.h | File | 4.58 KB | 0644 |
|
percpu.h | File | 468 B | 0644 |
|
perf_event.h | File | 1.23 KB | 0644 |
|
perf_event_fsl_emb.h | File | 1.42 KB | 0644 |
|
perf_event_server.h | File | 6.3 KB | 0644 |
|
pgalloc.h | File | 620 B | 0644 |
|
pgtable-be-types.h | File | 2.76 KB | 0644 |
|
pgtable-types.h | File | 1.94 KB | 0644 |
|
pgtable.h | File | 2.45 KB | 0644 |
|
plpar_wrappers.h | File | 8.35 KB | 0644 |
|
pmac_feature.h | File | 13.08 KB | 0644 |
|
pmac_low_i2c.h | File | 3.24 KB | 0644 |
|
pmac_pfunc.h | File | 8.01 KB | 0644 |
|
pmc.h | File | 1.35 KB | 0644 |
|
pmi.h | File | 1.77 KB | 0644 |
|
pnv-ocxl.h | File | 1.4 KB | 0644 |
|
pnv-pci.h | File | 3.22 KB | 0644 |
|
powernv.h | File | 1.57 KB | 0644 |
|
ppc-opcode.h | File | 19.05 KB | 0644 |
|
ppc-pci.h | File | 2.69 KB | 0644 |
|
ppc4xx.h | File | 530 B | 0644 |
|
ppc4xx_ocm.h | File | 1.41 KB | 0644 |
|
ppc_asm.h | File | 21.63 KB | 0644 |
|
probes.h | File | 2.11 KB | 0644 |
|
processor.h | File | 15 KB | 0644 |
|
prom.h | File | 7.17 KB | 0644 |
|
ps3.h | File | 15.44 KB | 0644 |
|
ps3av.h | File | 23.49 KB | 0644 |
|
ps3gpu.h | File | 2.44 KB | 0644 |
|
ps3stor.h | File | 1.99 KB | 0644 |
|
pte-common.h | File | 6.27 KB | 0644 |
|
pte-walk.h | File | 1.11 KB | 0644 |
|
ptrace.h | File | 7.14 KB | 0644 |
|
reg.h | File | 61.61 KB | 0644 |
|
reg_8xx.h | File | 4.96 KB | 0644 |
|
reg_a2.h | File | 6.16 KB | 0644 |
|
reg_booke.h | File | 36.17 KB | 0644 |
|
reg_fsl_emb.h | File | 3.65 KB | 0644 |
|
rheap.h | File | 2.43 KB | 0644 |
|
rio.h | File | 637 B | 0644 |
|
rtas.h | File | 14.67 KB | 0644 |
|
runlatch.h | File | 1.16 KB | 0644 |
|
scom.h | File | 4.92 KB | 0644 |
|
seccomp.h | File | 249 B | 0644 |
|
sections.h | File | 1.9 KB | 0644 |
|
security_features.h | File | 3.03 KB | 0644 |
|
serial.h | File | 677 B | 0644 |
|
setjmp.h | File | 630 B | 0644 |
|
setup.h | File | 2.44 KB | 0644 |
|
sfp-machine.h | File | 12.38 KB | 0644 |
|
shmparam.h | File | 206 B | 0644 |
|
signal.h | File | 225 B | 0644 |
|
slice.h | File | 1.12 KB | 0644 |
|
smp.h | File | 6.13 KB | 0644 |
|
smu.h | File | 19.33 KB | 0644 |
|
sparsemem.h | File | 1.1 KB | 0644 |
|
spinlock.h | File | 7.04 KB | 0644 |
|
spinlock_types.h | File | 424 B | 0644 |
|
spu.h | File | 25.28 KB | 0644 |
|
spu_csa.h | File | 6.64 KB | 0644 |
|
spu_info.h | File | 908 B | 0644 |
|
spu_priv1.h | File | 5.68 KB | 0644 |
|
sstep.h | File | 4.58 KB | 0644 |
|
string.h | File | 1.74 KB | 0644 |
|
swab.h | File | 377 B | 0644 |
|
swiotlb.h | File | 810 B | 0644 |
|
switch_to.h | File | 2.66 KB | 0644 |
|
synch.h | File | 1.36 KB | 0644 |
|
syscall.h | File | 2.8 KB | 0644 |
|
syscalls.h | File | 684 B | 0644 |
|
systbl.h | File | 9.28 KB | 0644 |
|
tce.h | File | 1.72 KB | 0644 |
|
termios.h | File | 860 B | 0644 |
|
thread_info.h | File | 5.31 KB | 0644 |
|
time.h | File | 4.82 KB | 0644 |
|
timex.h | File | 967 B | 0644 |
|
tlb.h | File | 2.47 KB | 0644 |
|
tlbflush.h | File | 2.93 KB | 0644 |
|
tm.h | File | 690 B | 0644 |
|
topology.h | File | 2.92 KB | 0644 |
|
trace.h | File | 4.17 KB | 0644 |
|
trace_clock.h | File | 517 B | 0644 |
|
tsi108.h | File | 3.39 KB | 0644 |
|
tsi108_irq.h | File | 4.48 KB | 0644 |
|
tsi108_pci.h | File | 1.82 KB | 0644 |
|
types.h | File | 1 KB | 0644 |
|
uaccess.h | File | 13.21 KB | 0644 |
|
udbg.h | File | 2.16 KB | 0644 |
|
uic.h | File | 616 B | 0644 |
|
unaligned.h | File | 548 B | 0644 |
|
uninorth.h | File | 8.21 KB | 0644 |
|
unistd.h | File | 1.52 KB | 0644 |
|
uprobes.h | File | 1.41 KB | 0644 |
|
user.h | File | 2.14 KB | 0644 |
|
vas.h | File | 4.61 KB | 0644 |
|
vdso.h | File | 1.53 KB | 0644 |
|
vdso_datapage.h | File | 4.4 KB | 0644 |
|
vga.h | File | 1.24 KB | 0644 |
|
vio.h | File | 4.79 KB | 0644 |
|
word-at-a-time.h | File | 4.75 KB | 0644 |
|
xics.h | File | 4.31 KB | 0644 |
|
xilinx_intc.h | File | 598 B | 0644 |
|
xilinx_pci.h | File | 551 B | 0644 |
|
xive-regs.h | File | 3.73 KB | 0644 |
|
xive.h | File | 5.35 KB | 0644 |
|
xmon.h | File | 927 B | 0644 |
|
xor.h | File | 2.11 KB | 0644 |
|