404

[ Avaa Bypassed ]




Upload:

Command:

botdev@18.191.156.74: ~ $
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _S390_TLB_H
#define _S390_TLB_H

/*
 * TLB flushing on s390 is complicated. The following requirement
 * from the principles of operation is the most arduous:
 *
 * "A valid table entry must not be changed while it is attached
 * to any CPU and may be used for translation by that CPU except to
 * (1) invalidate the entry by using INVALIDATE PAGE TABLE ENTRY,
 * or INVALIDATE DAT TABLE ENTRY, (2) alter bits 56-63 of a page
 * table entry, or (3) make a change by means of a COMPARE AND SWAP
 * AND PURGE instruction that purges the TLB."
 *
 * The modification of a pte of an active mm struct therefore is
 * a two step process: i) invalidate the pte, ii) store the new pte.
 * This is true for the page protection bit as well.
 * The only possible optimization is to flush at the beginning of
 * a tlb_gather_mmu cycle if the mm_struct is currently not in use.
 *
 * Pages used for the page tables is a different story. FIXME: more
 */

#include <linux/mm.h>
#include <linux/pagemap.h>
#include <linux/swap.h>
#include <asm/processor.h>
#include <asm/pgalloc.h>
#include <asm/tlbflush.h>

struct mmu_gather {
	struct mm_struct *mm;
	struct mmu_table_batch *batch;
	unsigned int fullmm;
	unsigned long start, end;
};

struct mmu_table_batch {
	struct rcu_head		rcu;
	unsigned int		nr;
	void			*tables[0];
};

#define MAX_TABLE_BATCH		\
	((PAGE_SIZE - sizeof(struct mmu_table_batch)) / sizeof(void *))

extern void tlb_table_flush(struct mmu_gather *tlb);
extern void tlb_remove_table(struct mmu_gather *tlb, void *table);

static inline void
arch_tlb_gather_mmu(struct mmu_gather *tlb, struct mm_struct *mm,
			unsigned long start, unsigned long end)
{
	tlb->mm = mm;
	tlb->start = start;
	tlb->end = end;
	tlb->fullmm = !(start | (end+1));
	tlb->batch = NULL;
}

static inline void tlb_flush_mmu_tlbonly(struct mmu_gather *tlb)
{
	__tlb_flush_mm_lazy(tlb->mm);
}

static inline void tlb_flush_mmu_free(struct mmu_gather *tlb)
{
	tlb_table_flush(tlb);
}


static inline void tlb_flush_mmu(struct mmu_gather *tlb)
{
	tlb_flush_mmu_tlbonly(tlb);
	tlb_flush_mmu_free(tlb);
}

static inline void
arch_tlb_finish_mmu(struct mmu_gather *tlb,
		unsigned long start, unsigned long end, bool force)
{
	if (force) {
		tlb->start = start;
		tlb->end = end;
	}

	tlb_flush_mmu(tlb);
}

/*
 * Release the page cache reference for a pte removed by
 * tlb_ptep_clear_flush. In both flush modes the tlb for a page cache page
 * has already been freed, so just do free_page_and_swap_cache.
 */
static inline bool __tlb_remove_page(struct mmu_gather *tlb, struct page *page)
{
	free_page_and_swap_cache(page);
	return false; /* avoid calling tlb_flush_mmu */
}

static inline void tlb_remove_page(struct mmu_gather *tlb, struct page *page)
{
	free_page_and_swap_cache(page);
}

static inline bool __tlb_remove_page_size(struct mmu_gather *tlb,
					  struct page *page, int page_size)
{
	return __tlb_remove_page(tlb, page);
}

static inline void tlb_remove_page_size(struct mmu_gather *tlb,
					struct page *page, int page_size)
{
	return tlb_remove_page(tlb, page);
}

static inline void tlb_flush_pmd_range(struct mmu_gather *tlb,
				unsigned long address, unsigned long size)
{
	/*
	 * the range might exceed the original range that was provided to
	 * tlb_gather_mmu(), so we need to update it despite the fact it is
	 * usually not updated.
	 */
	if (tlb->start > address)
		tlb->start = address;
	if (tlb->end < address + size)
		tlb->end = address + size;
}

/*
 * pte_free_tlb frees a pte table and clears the CRSTE for the
 * page table from the tlb.
 */
static inline void pte_free_tlb(struct mmu_gather *tlb, pgtable_t pte,
				unsigned long address)
{
	page_table_free_rcu(tlb, (unsigned long *) pte, address);
}

/*
 * pmd_free_tlb frees a pmd table and clears the CRSTE for the
 * segment table entry from the tlb.
 * If the mm uses a two level page table the single pmd is freed
 * as the pgd. pmd_free_tlb checks the asce_limit against 2GB
 * to avoid the double free of the pmd in this case.
 */
static inline void pmd_free_tlb(struct mmu_gather *tlb, pmd_t *pmd,
				unsigned long address)
{
	if (mm_pmd_folded(tlb->mm))
		return;
	pgtable_pmd_page_dtor(virt_to_page(pmd));
	tlb_remove_table(tlb, pmd);
}

/*
 * p4d_free_tlb frees a pud table and clears the CRSTE for the
 * region second table entry from the tlb.
 * If the mm uses a four level page table the single p4d is freed
 * as the pgd. p4d_free_tlb checks the asce_limit against 8PB
 * to avoid the double free of the p4d in this case.
 */
static inline void p4d_free_tlb(struct mmu_gather *tlb, p4d_t *p4d,
				unsigned long address)
{
	if (mm_p4d_folded(tlb->mm))
		return;
	tlb_remove_table(tlb, p4d);
}

/*
 * pud_free_tlb frees a pud table and clears the CRSTE for the
 * region third table entry from the tlb.
 * If the mm uses a three level page table the single pud is freed
 * as the pgd. pud_free_tlb checks the asce_limit against 4TB
 * to avoid the double free of the pud in this case.
 */
static inline void pud_free_tlb(struct mmu_gather *tlb, pud_t *pud,
				unsigned long address)
{
	if (mm_pud_folded(tlb->mm))
		return;
	tlb_remove_table(tlb, pud);
}

#define tlb_start_vma(tlb, vma)			do { } while (0)
#define tlb_end_vma(tlb, vma)			do { } while (0)
#define tlb_remove_tlb_entry(tlb, ptep, addr)	do { } while (0)
#define tlb_remove_pmd_tlb_entry(tlb, pmdp, addr)	do { } while (0)
#define tlb_migrate_finish(mm)			do { } while (0)
#define tlb_flush_pmd_range(tlb, addr, sz)	do { } while (0)

#define tlb_remove_huge_tlb_entry(h, tlb, ptep, address)	\
	tlb_remove_tlb_entry(tlb, ptep, address)

#define tlb_remove_check_page_size_change tlb_remove_check_page_size_change
static inline void tlb_remove_check_page_size_change(struct mmu_gather *tlb,
						     unsigned int page_size)
{
}

#endif /* _S390_TLB_H */

Filemanager

Name Type Size Permission Actions
fpu Folder 0755
trace Folder 0755
Kbuild File 557 B 0644
airq.h File 3.02 KB 0644
alternative-asm.h File 3.07 KB 0644
alternative.h File 4.99 KB 0644
ap.h File 9.9 KB 0644
appldata.h File 1.54 KB 0644
archrandom.h File 1.1 KB 0644
asm-prototypes.h File 227 B 0644
atomic.h File 5.1 KB 0644
atomic_ops.h File 4.02 KB 0644
barrier.h File 1.84 KB 0644
bitops.h File 10.13 KB 0644
bug.h File 1.49 KB 0644
bugs.h File 441 B 0644
cache.h File 387 B 0644
ccwdev.h File 7.99 KB 0644
ccwgroup.h File 2.53 KB 0644
checksum.h File 3.24 KB 0644
chpid.h File 974 B 0644
cio.h File 8.01 KB 0644
clp.h File 1.32 KB 0644
cmb.h File 425 B 0644
cmpxchg.h File 1.76 KB 0644
compat.h File 7.9 KB 0644
cpacf.h File 16.8 KB 0644
cpcmd.h File 1.11 KB 0644
cpu.h File 549 B 0644
cpu_mf.h File 8.99 KB 0644
cpufeature.h File 963 B 0644
cputime.h File 805 B 0644
crw.h File 1.86 KB 0644
css_chars.h File 769 B 0644
ctl_reg.h File 2.89 KB 0644
current.h File 405 B 0644
debug.h File 8.1 KB 0644
delay.h File 721 B 0644
diag.h File 5.94 KB 0644
dis.h File 637 B 0644
dma-mapping.h File 621 B 0644
dma.h File 456 B 0644
eadm.h File 2.03 KB 0644
ebcdic.h File 1.41 KB 0644
elf.h File 10.36 KB 0644
exec.h File 269 B 0644
extable.h File 875 B 0644
extmem.h File 804 B 0644
facility.h File 2.44 KB 0644
fcx.h File 7.91 KB 0644
ftrace.h File 1.66 KB 0644
futex.h File 2.07 KB 0644
gmap.h File 4.93 KB 0644
hardirq.h File 670 B 0644
hugetlb.h File 2.82 KB 0644
hw_irq.h File 249 B 0644
idals.h File 5.22 KB 0644
idle.h File 709 B 0644
io.h File 2.03 KB 0644
ipl.h File 3.6 KB 0644
irq.h File 2.55 KB 0644
irqflags.h File 1.76 KB 0644
isc.h File 1000 B 0644
itcw.h File 950 B 0644
jump_label.h File 1.36 KB 0644
kdebug.h File 386 B 0644
kexec.h File 1.32 KB 0644
kprobes.h File 2.24 KB 0644
kvm_host.h File 22.24 KB 0644
kvm_para.h File 5.78 KB 0644
linkage.h File 633 B 0644
livepatch.h File 461 B 0644
lowcore.h File 6.29 KB 0644
mmu.h File 1.19 KB 0644
mmu_context.h File 3.84 KB 0644
mmzone.h File 316 B 0644
module.h File 802 B 0644
nmi.h File 3.44 KB 0644
nospec-branch.h File 342 B 0644
nospec-insn.h File 3.81 KB 0644
numa.h File 730 B 0644
os_info.h File 1.1 KB 0644
page-states.h File 486 B 0644
page.h File 5.12 KB 0644
pci.h File 6.26 KB 0644
pci_clp.h File 4.25 KB 0644
pci_debug.h File 608 B 0644
pci_dma.h File 5.7 KB 0644
pci_insn.h File 2.59 KB 0644
pci_io.h File 4.58 KB 0644
percpu.h File 6.43 KB 0644
perf_event.h File 2.71 KB 0644
pgalloc.h File 4.32 KB 0644
pgtable.h File 47.7 KB 0644
pkey.h File 4.23 KB 0644
preempt.h File 3.25 KB 0644
processor.h File 10.42 KB 0644
ptrace.h File 5.27 KB 0644
qdio.h File 11.67 KB 0644
reset.h File 471 B 0644
runtime_instr.h File 1.76 KB 0644
schid.h File 525 B 0644
sclp.h File 3.38 KB 0644
scsw.h File 24.1 KB 0644
seccomp.h File 516 B 0644
sections.h File 155 B 0644
segment.h File 93 B 0644
serial.h File 147 B 0644
set_memory.h File 779 B 0644
setup.h File 4.44 KB 0644
shmparam.h File 285 B 0644
signal.h File 644 B 0644
sigp.h File 1.8 KB 0644
smp.h File 2.45 KB 0644
sparsemem.h File 214 B 0644
spinlock.h File 3.53 KB 0644
spinlock_types.h File 437 B 0644
stp.h File 1.26 KB 0644
string.h File 4.5 KB 0644
switch_to.h File 1.37 KB 0644
syscall.h File 2.63 KB 0644
sysinfo.h File 4.22 KB 0644
termios.h File 685 B 0644
thread_info.h File 3.15 KB 0644
timex.h File 6.15 KB 0644
tlb.h File 5.71 KB 0644
tlbflush.h File 3.52 KB 0644
topology.h File 2.69 KB 0644
uaccess.h File 6.57 KB 0644
unistd.h File 1.03 KB 0644
uprobes.h File 588 B 0644
user.h File 3.3 KB 0644
vdso.h File 1.8 KB 0644
vga.h File 170 B 0644
vtime.h File 182 B 0644
vtimer.h File 866 B 0644
vx-insn.h File 10.66 KB 0644
xor.h File 454 B 0644