/* SPDX-License-Identifier: GPL-2.0 */ #ifndef _ASM_X86_TLBFLUSH_H #define _ASM_X86_TLBFLUSH_H #include <linux/mm.h> #include <linux/sched.h> #include <asm/processor.h> #include <asm/cpufeature.h> #include <asm/special_insns.h> #include <asm/smp.h> #include <asm/invpcid.h> #include <asm/pti.h> #include <asm/processor-flags.h> /* * The x86 feature is called PCID (Process Context IDentifier). It is similar * to what is traditionally called ASID on the RISC processors. * * We don't use the traditional ASID implementation, where each process/mm gets * its own ASID and flush/restart when we run out of ASID space. * * Instead we have a small per-cpu array of ASIDs and cache the last few mm's * that came by on this CPU, allowing cheaper switch_mm between processes on * this CPU. * * We end up with different spaces for different things. To avoid confusion we * use different names for each of them: * * ASID - [0, TLB_NR_DYN_ASIDS-1] * the canonical identifier for an mm * * kPCID - [1, TLB_NR_DYN_ASIDS] * the value we write into the PCID part of CR3; corresponds to the * ASID+1, because PCID 0 is special. * * uPCID - [2048 + 1, 2048 + TLB_NR_DYN_ASIDS] * for KPTI each mm has two address spaces and thus needs two * PCID values, but we can still do with a single ASID denomination * for each mm. Corresponds to kPCID + 2048. * */ /* There are 12 bits of space for ASIDS in CR3 */ #define CR3_HW_ASID_BITS 12 /* * When enabled, PAGE_TABLE_ISOLATION consumes a single bit for * user/kernel switches */ #ifdef CONFIG_PAGE_TABLE_ISOLATION # define PTI_CONSUMED_PCID_BITS 1 #else # define PTI_CONSUMED_PCID_BITS 0 #endif #define CR3_AVAIL_PCID_BITS (X86_CR3_PCID_BITS - PTI_CONSUMED_PCID_BITS) /* * ASIDs are zero-based: 0->MAX_AVAIL_ASID are valid. -1 below to account * for them being zero-based. Another -1 is because PCID 0 is reserved for * use by non-PCID-aware users. */ #define MAX_ASID_AVAILABLE ((1 << CR3_AVAIL_PCID_BITS) - 2) /* * 6 because 6 should be plenty and struct tlb_state will fit in two cache * lines. */ #define TLB_NR_DYN_ASIDS 6 /* * Given @asid, compute kPCID */ static inline u16 kern_pcid(u16 asid) { VM_WARN_ON_ONCE(asid > MAX_ASID_AVAILABLE); #ifdef CONFIG_PAGE_TABLE_ISOLATION /* * Make sure that the dynamic ASID space does not confict with the * bit we are using to switch between user and kernel ASIDs. */ BUILD_BUG_ON(TLB_NR_DYN_ASIDS >= (1 << X86_CR3_PTI_PCID_USER_BIT)); /* * The ASID being passed in here should have respected the * MAX_ASID_AVAILABLE and thus never have the switch bit set. */ VM_WARN_ON_ONCE(asid & (1 << X86_CR3_PTI_PCID_USER_BIT)); #endif /* * The dynamically-assigned ASIDs that get passed in are small * (<TLB_NR_DYN_ASIDS). They never have the high switch bit set, * so do not bother to clear it. * * If PCID is on, ASID-aware code paths put the ASID+1 into the * PCID bits. This serves two purposes. It prevents a nasty * situation in which PCID-unaware code saves CR3, loads some other * value (with PCID == 0), and then restores CR3, thus corrupting * the TLB for ASID 0 if the saved ASID was nonzero. It also means * that any bugs involving loading a PCID-enabled CR3 with * CR4.PCIDE off will trigger deterministically. */ return asid + 1; } /* * Given @asid, compute uPCID */ static inline u16 user_pcid(u16 asid) { u16 ret = kern_pcid(asid); #ifdef CONFIG_PAGE_TABLE_ISOLATION ret |= 1 << X86_CR3_PTI_PCID_USER_BIT; #endif return ret; } struct pgd_t; static inline unsigned long build_cr3(pgd_t *pgd, u16 asid) { if (static_cpu_has(X86_FEATURE_PCID)) { return __sme_pa(pgd) | kern_pcid(asid); } else { VM_WARN_ON_ONCE(asid != 0); return __sme_pa(pgd); } } static inline unsigned long build_cr3_noflush(pgd_t *pgd, u16 asid) { VM_WARN_ON_ONCE(asid > MAX_ASID_AVAILABLE); /* * Use boot_cpu_has() instead of this_cpu_has() as this function * might be called during early boot. This should work even after * boot because all CPU's the have same capabilities: */ VM_WARN_ON_ONCE(!boot_cpu_has(X86_FEATURE_PCID)); return __sme_pa(pgd) | kern_pcid(asid) | CR3_NOFLUSH; } #ifdef CONFIG_PARAVIRT #include <asm/paravirt.h> #else #define __flush_tlb() __native_flush_tlb() #define __flush_tlb_global() __native_flush_tlb_global() #define __flush_tlb_one_user(addr) __native_flush_tlb_one_user(addr) #endif static inline bool tlb_defer_switch_to_init_mm(void) { /* * If we have PCID, then switching to init_mm is reasonably * fast. If we don't have PCID, then switching to init_mm is * quite slow, so we try to defer it in the hopes that we can * avoid it entirely. The latter approach runs the risk of * receiving otherwise unnecessary IPIs. * * This choice is just a heuristic. The tlb code can handle this * function returning true or false regardless of whether we have * PCID. */ return !static_cpu_has(X86_FEATURE_PCID); } struct tlb_context { u64 ctx_id; u64 tlb_gen; }; struct tlb_state { /* * cpu_tlbstate.loaded_mm should match CR3 whenever interrupts * are on. This means that it may not match current->active_mm, * which will contain the previous user mm when we're in lazy TLB * mode even if we've already switched back to swapper_pg_dir. * * During switch_mm_irqs_off(), loaded_mm will be set to * LOADED_MM_SWITCHING during the brief interrupts-off window * when CR3 and loaded_mm would otherwise be inconsistent. This * is for nmi_uaccess_okay()'s benefit. */ struct mm_struct *loaded_mm; #define LOADED_MM_SWITCHING ((struct mm_struct *)1) /* Last user mm for optimizing IBPB */ union { struct mm_struct *last_user_mm; unsigned long last_user_mm_ibpb; }; u16 loaded_mm_asid; u16 next_asid; /* * We can be in one of several states: * * - Actively using an mm. Our CPU's bit will be set in * mm_cpumask(loaded_mm) and is_lazy == false; * * - Not using a real mm. loaded_mm == &init_mm. Our CPU's bit * will not be set in mm_cpumask(&init_mm) and is_lazy == false. * * - Lazily using a real mm. loaded_mm != &init_mm, our bit * is set in mm_cpumask(loaded_mm), but is_lazy == true. * We're heuristically guessing that the CR3 load we * skipped more than makes up for the overhead added by * lazy mode. */ bool is_lazy; /* * If set we changed the page tables in such a way that we * needed an invalidation of all contexts (aka. PCIDs / ASIDs). * This tells us to go invalidate all the non-loaded ctxs[] * on the next context switch. * * The current ctx was kept up-to-date as it ran and does not * need to be invalidated. */ bool invalidate_other; /* * Mask that contains TLB_NR_DYN_ASIDS+1 bits to indicate * the corresponding user PCID needs a flush next time we * switch to it; see SWITCH_TO_USER_CR3. */ unsigned short user_pcid_flush_mask; /* * Access to this CR4 shadow and to H/W CR4 is protected by * disabling interrupts when modifying either one. */ unsigned long cr4; /* * This is a list of all contexts that might exist in the TLB. * There is one per ASID that we use, and the ASID (what the * CPU calls PCID) is the index into ctxts. * * For each context, ctx_id indicates which mm the TLB's user * entries came from. As an invariant, the TLB will never * contain entries that are out-of-date as when that mm reached * the tlb_gen in the list. * * To be clear, this means that it's legal for the TLB code to * flush the TLB without updating tlb_gen. This can happen * (for now, at least) due to paravirt remote flushes. * * NB: context 0 is a bit special, since it's also used by * various bits of init code. This is fine -- code that * isn't aware of PCID will end up harmlessly flushing * context 0. */ struct tlb_context ctxs[TLB_NR_DYN_ASIDS]; }; DECLARE_PER_CPU_SHARED_ALIGNED(struct tlb_state, cpu_tlbstate); /* * Blindly accessing user memory from NMI context can be dangerous * if we're in the middle of switching the current user task or * switching the loaded mm. It can also be dangerous if we * interrupted some kernel code that was temporarily using a * different mm. */ static inline bool nmi_uaccess_okay(void) { struct mm_struct *loaded_mm = this_cpu_read(cpu_tlbstate.loaded_mm); struct mm_struct *current_mm = current->mm; VM_WARN_ON_ONCE(!loaded_mm); /* * The condition we want to check is * current_mm->pgd == __va(read_cr3_pa()). This may be slow, though, * if we're running in a VM with shadow paging, and nmi_uaccess_okay() * is supposed to be reasonably fast. * * Instead, we check the almost equivalent but somewhat conservative * condition below, and we rely on the fact that switch_mm_irqs_off() * sets loaded_mm to LOADED_MM_SWITCHING before writing to CR3. */ if (loaded_mm != current_mm) return false; VM_WARN_ON_ONCE(current_mm->pgd != __va(read_cr3_pa())); return true; } /* Initialize cr4 shadow for this CPU. */ static inline void cr4_init_shadow(void) { this_cpu_write(cpu_tlbstate.cr4, __read_cr4()); } static inline void __cr4_set(unsigned long cr4) { lockdep_assert_irqs_disabled(); this_cpu_write(cpu_tlbstate.cr4, cr4); __write_cr4(cr4); } /* Set in this cpu's CR4. */ static inline void cr4_set_bits(unsigned long mask) { unsigned long cr4, flags; local_irq_save(flags); cr4 = this_cpu_read(cpu_tlbstate.cr4); if ((cr4 | mask) != cr4) __cr4_set(cr4 | mask); local_irq_restore(flags); } /* Clear in this cpu's CR4. */ static inline void cr4_clear_bits(unsigned long mask) { unsigned long cr4, flags; local_irq_save(flags); cr4 = this_cpu_read(cpu_tlbstate.cr4); if ((cr4 & ~mask) != cr4) __cr4_set(cr4 & ~mask); local_irq_restore(flags); } static inline void cr4_toggle_bits_irqsoff(unsigned long mask) { unsigned long cr4; cr4 = this_cpu_read(cpu_tlbstate.cr4); __cr4_set(cr4 ^ mask); } /* Read the CR4 shadow. */ static inline unsigned long cr4_read_shadow(void) { return this_cpu_read(cpu_tlbstate.cr4); } /* * Mark all other ASIDs as invalid, preserves the current. */ static inline void invalidate_other_asid(void) { this_cpu_write(cpu_tlbstate.invalidate_other, true); } /* * Save some of cr4 feature set we're using (e.g. Pentium 4MB * enable and PPro Global page enable), so that any CPU's that boot * up after us can get the correct flags. This should only be used * during boot on the boot cpu. */ extern unsigned long mmu_cr4_features; extern u32 *trampoline_cr4_features; static inline void cr4_set_bits_and_update_boot(unsigned long mask) { mmu_cr4_features |= mask; if (trampoline_cr4_features) *trampoline_cr4_features = mmu_cr4_features; cr4_set_bits(mask); } extern void initialize_tlbstate_and_flush(void); /* * Given an ASID, flush the corresponding user ASID. We can delay this * until the next time we switch to it. * * See SWITCH_TO_USER_CR3. */ static inline void invalidate_user_asid(u16 asid) { /* There is no user ASID if address space separation is off */ if (!IS_ENABLED(CONFIG_PAGE_TABLE_ISOLATION)) return; /* * We only have a single ASID if PCID is off and the CR3 * write will have flushed it. */ if (!cpu_feature_enabled(X86_FEATURE_PCID)) return; if (!static_cpu_has(X86_FEATURE_PTI)) return; __set_bit(kern_pcid(asid), (unsigned long *)this_cpu_ptr(&cpu_tlbstate.user_pcid_flush_mask)); } /* * flush the entire current user mapping */ static inline void __native_flush_tlb(void) { /* * Preemption or interrupts must be disabled to protect the access * to the per CPU variable and to prevent being preempted between * read_cr3() and write_cr3(). */ WARN_ON_ONCE(preemptible()); invalidate_user_asid(this_cpu_read(cpu_tlbstate.loaded_mm_asid)); /* If current->mm == NULL then the read_cr3() "borrows" an mm */ native_write_cr3(__native_read_cr3()); } /* * flush everything */ static inline void __native_flush_tlb_global(void) { unsigned long cr4, flags; if (static_cpu_has(X86_FEATURE_INVPCID)) { /* * Using INVPCID is considerably faster than a pair of writes * to CR4 sandwiched inside an IRQ flag save/restore. * * Note, this works with CR4.PCIDE=0 or 1. */ invpcid_flush_all(); return; } /* * Read-modify-write to CR4 - protect it from preemption and * from interrupts. (Use the raw variant because this code can * be called from deep inside debugging code.) */ raw_local_irq_save(flags); cr4 = this_cpu_read(cpu_tlbstate.cr4); /* toggle PGE */ native_write_cr4(cr4 ^ X86_CR4_PGE); /* write old PGE again and flush TLBs */ native_write_cr4(cr4); raw_local_irq_restore(flags); } /* * flush one page in the user mapping */ static inline void __native_flush_tlb_one_user(unsigned long addr) { u32 loaded_mm_asid = this_cpu_read(cpu_tlbstate.loaded_mm_asid); asm volatile("invlpg (%0)" ::"r" (addr) : "memory"); if (!static_cpu_has(X86_FEATURE_PTI)) return; /* * Some platforms #GP if we call invpcid(type=1/2) before CR4.PCIDE=1. * Just use invalidate_user_asid() in case we are called early. */ if (!this_cpu_has(X86_FEATURE_INVPCID_SINGLE)) invalidate_user_asid(loaded_mm_asid); else invpcid_flush_one(user_pcid(loaded_mm_asid), addr); } /* * flush everything */ static inline void __flush_tlb_all(void) { /* * This is to catch users with enabled preemption and the PGE feature * and don't trigger the warning in __native_flush_tlb(). */ VM_WARN_ON_ONCE(preemptible()); if (boot_cpu_has(X86_FEATURE_PGE)) { __flush_tlb_global(); } else { /* * !PGE -> !PCID (setup_pcid()), thus every flush is total. */ __flush_tlb(); } } /* * flush one page in the kernel mapping */ static inline void __flush_tlb_one_kernel(unsigned long addr) { count_vm_tlb_event(NR_TLB_LOCAL_FLUSH_ONE); /* * If PTI is off, then __flush_tlb_one_user() is just INVLPG or its * paravirt equivalent. Even with PCID, this is sufficient: we only * use PCID if we also use global PTEs for the kernel mapping, and * INVLPG flushes global translations across all address spaces. * * If PTI is on, then the kernel is mapped with non-global PTEs, and * __flush_tlb_one_user() will flush the given address for the current * kernel address space and for its usermode counterpart, but it does * not flush it for other address spaces. */ __flush_tlb_one_user(addr); if (!static_cpu_has(X86_FEATURE_PTI)) return; /* * See above. We need to propagate the flush to all other address * spaces. In principle, we only need to propagate it to kernelmode * address spaces, but the extra bookkeeping we would need is not * worth it. */ invalidate_other_asid(); } #define TLB_FLUSH_ALL -1UL /* * TLB flushing: * * - flush_tlb_all() flushes all processes TLBs * - flush_tlb_mm(mm) flushes the specified mm context TLB's * - flush_tlb_page(vma, vmaddr) flushes one page * - flush_tlb_range(vma, start, end) flushes a range of pages * - flush_tlb_kernel_range(start, end) flushes a range of kernel pages * - flush_tlb_others(cpumask, info) flushes TLBs on other cpus * * ..but the i386 has somewhat limited tlb flushing capabilities, * and page-granular flushes are available only on i486 and up. */ struct flush_tlb_info { /* * We support several kinds of flushes. * * - Fully flush a single mm. .mm will be set, .end will be * TLB_FLUSH_ALL, and .new_tlb_gen will be the tlb_gen to * which the IPI sender is trying to catch us up. * * - Partially flush a single mm. .mm will be set, .start and * .end will indicate the range, and .new_tlb_gen will be set * such that the changes between generation .new_tlb_gen-1 and * .new_tlb_gen are entirely contained in the indicated range. * * - Fully flush all mms whose tlb_gens have been updated. .mm * will be NULL, .end will be TLB_FLUSH_ALL, and .new_tlb_gen * will be zero. */ struct mm_struct *mm; unsigned long start; unsigned long end; u64 new_tlb_gen; }; #define local_flush_tlb() __flush_tlb() #define flush_tlb_mm(mm) flush_tlb_mm_range(mm, 0UL, TLB_FLUSH_ALL, 0UL) #define flush_tlb_range(vma, start, end) \ flush_tlb_mm_range(vma->vm_mm, start, end, vma->vm_flags) extern void flush_tlb_all(void); extern void flush_tlb_mm_range(struct mm_struct *mm, unsigned long start, unsigned long end, unsigned long vmflag); extern void flush_tlb_kernel_range(unsigned long start, unsigned long end); static inline void flush_tlb_page(struct vm_area_struct *vma, unsigned long a) { flush_tlb_mm_range(vma->vm_mm, a, a + PAGE_SIZE, VM_NONE); } void native_flush_tlb_others(const struct cpumask *cpumask, const struct flush_tlb_info *info); static inline u64 inc_mm_tlb_gen(struct mm_struct *mm) { /* * Bump the generation count. This also serves as a full barrier * that synchronizes with switch_mm(): callers are required to order * their read of mm_cpumask after their writes to the paging * structures. */ return atomic64_inc_return(&mm->context.tlb_gen); } static inline void arch_tlbbatch_add_mm(struct arch_tlbflush_unmap_batch *batch, struct mm_struct *mm) { inc_mm_tlb_gen(mm); cpumask_or(&batch->cpumask, &batch->cpumask, mm_cpumask(mm)); } extern void arch_tlbbatch_flush(struct arch_tlbflush_unmap_batch *batch); #ifndef CONFIG_PARAVIRT #define flush_tlb_others(mask, info) \ native_flush_tlb_others(mask, info) #endif #endif /* _ASM_X86_TLBFLUSH_H */
Name | Type | Size | Permission | Actions |
---|---|---|---|---|
crypto | Folder | 0755 |
|
|
e820 | Folder | 0755 |
|
|
fpu | Folder | 0755 |
|
|
numachip | Folder | 0755 |
|
|
trace | Folder | 0755 |
|
|
uv | Folder | 0755 |
|
|
xen | Folder | 0755 |
|
|
Kbuild | File | 294 B | 0644 |
|
a.out-core.h | File | 1.89 KB | 0644 |
|
acenv.h | File | 1.56 KB | 0644 |
|
acpi.h | File | 4.76 KB | 0644 |
|
agp.h | File | 1.04 KB | 0644 |
|
alternative-asm.h | File | 2.43 KB | 0644 |
|
alternative.h | File | 8.28 KB | 0644 |
|
amd_nb.h | File | 2.98 KB | 0644 |
|
apb_timer.h | File | 1.43 KB | 0644 |
|
apic.h | File | 14.53 KB | 0644 |
|
apic_flat_64.h | File | 151 B | 0644 |
|
apicdef.h | File | 11.26 KB | 0644 |
|
apm.h | File | 1.8 KB | 0644 |
|
arch_hweight.h | File | 1.28 KB | 0644 |
|
archrandom.h | File | 3.03 KB | 0644 |
|
asm-offsets.h | File | 35 B | 0644 |
|
asm-prototypes.h | File | 946 B | 0644 |
|
asm.h | File | 4.97 KB | 0644 |
|
atomic.h | File | 6.02 KB | 0644 |
|
atomic64_32.h | File | 8.71 KB | 0644 |
|
atomic64_64.h | File | 6.31 KB | 0644 |
|
barrier.h | File | 3.6 KB | 0644 |
|
bios_ebda.h | File | 914 B | 0644 |
|
bitops.h | File | 13.78 KB | 0644 |
|
boot.h | File | 1.53 KB | 0644 |
|
bootparam_utils.h | File | 2.86 KB | 0644 |
|
bug.h | File | 2.07 KB | 0644 |
|
bugs.h | File | 493 B | 0644 |
|
cache.h | File | 641 B | 0644 |
|
cacheflush.h | File | 306 B | 0644 |
|
cacheinfo.h | File | 209 B | 0644 |
|
calgary.h | File | 2.31 KB | 0644 |
|
ce4100.h | File | 121 B | 0644 |
|
checksum.h | File | 133 B | 0644 |
|
checksum_32.h | File | 4.86 KB | 0644 |
|
checksum_64.h | File | 5.41 KB | 0644 |
|
clocksource.h | File | 488 B | 0644 |
|
cmdline.h | File | 302 B | 0644 |
|
cmpxchg.h | File | 7.68 KB | 0644 |
|
cmpxchg_32.h | File | 3.15 KB | 0644 |
|
cmpxchg_64.h | File | 543 B | 0644 |
|
compat.h | File | 7.37 KB | 0644 |
|
cpu.h | File | 975 B | 0644 |
|
cpu_device_id.h | File | 1.38 KB | 0644 |
|
cpu_entry_area.h | File | 2.27 KB | 0644 |
|
cpufeature.h | File | 7.75 KB | 0644 |
|
cpufeatures.h | File | 24.62 KB | 0644 |
|
cpumask.h | File | 408 B | 0644 |
|
crash.h | File | 320 B | 0644 |
|
current.h | File | 443 B | 0644 |
|
debugreg.h | File | 2.67 KB | 0644 |
|
delay.h | File | 208 B | 0644 |
|
desc.h | File | 11.42 KB | 0644 |
|
desc_defs.h | File | 3.16 KB | 0644 |
|
device.h | File | 568 B | 0644 |
|
disabled-features.h | File | 2.31 KB | 0644 |
|
div64.h | File | 1.79 KB | 0644 |
|
dma-mapping.h | File | 2.4 KB | 0644 |
|
dma.h | File | 9.58 KB | 0644 |
|
dmi.h | File | 556 B | 0644 |
|
dwarf2.h | File | 2.43 KB | 0644 |
|
edac.h | File | 474 B | 0644 |
|
efi.h | File | 6.9 KB | 0644 |
|
elf.h | File | 10.82 KB | 0644 |
|
emergency-restart.h | File | 202 B | 0644 |
|
entry_arch.h | File | 1.88 KB | 0644 |
|
espfix.h | File | 426 B | 0644 |
|
exec.h | File | 37 B | 0644 |
|
export.h | File | 120 B | 0644 |
|
extable.h | File | 1.27 KB | 0644 |
|
fb.h | File | 540 B | 0644 |
|
fixmap.h | File | 6.04 KB | 0644 |
|
floppy.h | File | 6.59 KB | 0644 |
|
frame.h | File | 815 B | 0644 |
|
ftrace.h | File | 1.8 KB | 0644 |
|
futex.h | File | 2.2 KB | 0644 |
|
gart.h | File | 2.64 KB | 0644 |
|
genapic.h | File | 22 B | 0644 |
|
geode.h | File | 842 B | 0644 |
|
hardirq.h | File | 2.3 KB | 0644 |
|
highmem.h | File | 2.6 KB | 0644 |
|
hpet.h | File | 3.38 KB | 0644 |
|
hugetlb.h | File | 2.15 KB | 0644 |
|
hw_breakpoint.h | File | 1.96 KB | 0644 |
|
hw_irq.h | File | 3.85 KB | 0644 |
|
hypervisor.h | File | 1.84 KB | 0644 |
|
i8259.h | File | 1.93 KB | 0644 |
|
ia32.h | File | 1.46 KB | 0644 |
|
ia32_unistd.h | File | 313 B | 0644 |
|
imr.h | File | 1.81 KB | 0644 |
|
inat.h | File | 6.58 KB | 0644 |
|
inat_types.h | File | 1013 B | 0644 |
|
init.h | File | 632 B | 0644 |
|
insn-eval.h | File | 837 B | 0644 |
|
insn.h | File | 7.46 KB | 0644 |
|
inst.h | File | 5.07 KB | 0644 |
|
intel-family.h | File | 3.29 KB | 0644 |
|
intel-mid.h | File | 4.91 KB | 0644 |
|
intel_ds.h | File | 793 B | 0644 |
|
intel_mid_vrtc.h | File | 326 B | 0644 |
|
intel_pmc_ipc.h | File | 2.08 KB | 0644 |
|
intel_pt.h | File | 292 B | 0644 |
|
intel_punit_ipc.h | File | 4.56 KB | 0644 |
|
intel_rdt_sched.h | File | 2.59 KB | 0644 |
|
intel_scu_ipc.h | File | 2.3 KB | 0644 |
|
intel_telemetry.h | File | 3.96 KB | 0644 |
|
invpcid.h | File | 1.57 KB | 0644 |
|
io.h | File | 12.21 KB | 0644 |
|
io_apic.h | File | 5.63 KB | 0644 |
|
iomap.h | File | 1.22 KB | 0644 |
|
iommu.h | File | 392 B | 0644 |
|
iommu_table.h | File | 3.82 KB | 0644 |
|
iosf_mbi.h | File | 5.74 KB | 0644 |
|
ipi.h | File | 2.84 KB | 0644 |
|
irq.h | File | 1.12 KB | 0644 |
|
irq_regs.h | File | 679 B | 0644 |
|
irq_remapping.h | File | 2.96 KB | 0644 |
|
irq_vectors.h | File | 4.12 KB | 0644 |
|
irq_work.h | File | 397 B | 0644 |
|
irqdomain.h | File | 1.61 KB | 0644 |
|
irqflags.h | File | 4.38 KB | 0644 |
|
ist.h | File | 735 B | 0644 |
|
jump_label.h | File | 2.44 KB | 0644 |
|
kasan.h | File | 966 B | 0644 |
|
kaslr.h | File | 424 B | 0644 |
|
kbdleds.h | File | 454 B | 0644 |
|
kdebug.h | File | 752 B | 0644 |
|
kexec-bzimage64.h | File | 189 B | 0644 |
|
kexec.h | File | 6.69 KB | 0644 |
|
kgdb.h | File | 2.09 KB | 0644 |
|
kmap_types.h | File | 289 B | 0644 |
|
kprobes.h | File | 3.82 KB | 0644 |
|
kvm_emulate.h | File | 15.23 KB | 0644 |
|
kvm_guest.h | File | 172 B | 0644 |
|
kvm_host.h | File | 42.72 KB | 0644 |
|
kvm_page_track.h | File | 2.48 KB | 0644 |
|
kvm_para.h | File | 3 KB | 0644 |
|
kvmclock.h | File | 170 B | 0644 |
|
linkage.h | File | 581 B | 0644 |
|
livepatch.h | File | 1.12 KB | 0644 |
|
local.h | File | 3.83 KB | 0644 |
|
local64.h | File | 33 B | 0644 |
|
mach_timer.h | File | 1.55 KB | 0644 |
|
mach_traps.h | File | 1013 B | 0644 |
|
math_emu.h | File | 395 B | 0644 |
|
mc146818rtc.h | File | 2.76 KB | 0644 |
|
mce.h | File | 12.54 KB | 0644 |
|
mem_encrypt.h | File | 2.83 KB | 0644 |
|
microcode.h | File | 4.14 KB | 0644 |
|
microcode_amd.h | File | 1.41 KB | 0644 |
|
microcode_intel.h | File | 2.46 KB | 0644 |
|
misc.h | File | 143 B | 0644 |
|
mmconfig.h | File | 374 B | 0644 |
|
mmu.h | File | 1.57 KB | 0644 |
|
mmu_context.h | File | 10.27 KB | 0644 |
|
mmx.h | File | 337 B | 0644 |
|
mmzone.h | File | 129 B | 0644 |
|
mmzone_32.h | File | 1.16 KB | 0644 |
|
mmzone_64.h | File | 430 B | 0644 |
|
module.h | File | 2.05 KB | 0644 |
|
mpspec.h | File | 3.93 KB | 0644 |
|
mpspec_def.h | File | 3.93 KB | 0644 |
|
mpx.h | File | 2.97 KB | 0644 |
|
mshyperv.h | File | 10.69 KB | 0644 |
|
msi.h | File | 392 B | 0644 |
|
msidef.h | File | 1.77 KB | 0644 |
|
msr-index.h | File | 30.36 KB | 0644 |
|
msr-trace.h | File | 1.35 KB | 0644 |
|
msr.h | File | 10.85 KB | 0644 |
|
mtrr.h | File | 4.62 KB | 0644 |
|
mwait.h | File | 3.74 KB | 0644 |
|
nmi.h | File | 1.39 KB | 0644 |
|
nops.h | File | 4.31 KB | 0644 |
|
nospec-branch.h | File | 10.87 KB | 0644 |
|
numa.h | File | 2.18 KB | 0644 |
|
numa_32.h | File | 256 B | 0644 |
|
olpc.h | File | 3.16 KB | 0644 |
|
olpc_ofw.h | File | 1.1 KB | 0644 |
|
orc_lookup.h | File | 1.63 KB | 0644 |
|
orc_types.h | File | 3.47 KB | 0644 |
|
page.h | File | 2.18 KB | 0644 |
|
page_32.h | File | 1.01 KB | 0644 |
|
page_32_types.h | File | 1.7 KB | 0644 |
|
page_64.h | File | 1.42 KB | 0644 |
|
page_64_types.h | File | 2.34 KB | 0644 |
|
page_types.h | File | 2.29 KB | 0644 |
|
paravirt.h | File | 23.31 KB | 0644 |
|
paravirt_types.h | File | 22.15 KB | 0644 |
|
parport.h | File | 314 B | 0644 |
|
pat.h | File | 768 B | 0644 |
|
pci-direct.h | File | 995 B | 0644 |
|
pci-functions.h | File | 654 B | 0644 |
|
pci.h | File | 3.51 KB | 0644 |
|
pci_64.h | File | 684 B | 0644 |
|
pci_x86.h | File | 5.71 KB | 0644 |
|
percpu.h | File | 18.97 KB | 0644 |
|
perf_event.h | File | 8.82 KB | 0644 |
|
perf_event_p4.h | File | 26.1 KB | 0644 |
|
pgalloc.h | File | 5.57 KB | 0644 |
|
pgtable-2level.h | File | 2.75 KB | 0644 |
|
pgtable-2level_types.h | File | 867 B | 0644 |
|
pgtable-3level.h | File | 10.24 KB | 0644 |
|
pgtable-3level_types.h | File | 1.06 KB | 0644 |
|
pgtable-invert.h | File | 1.07 KB | 0644 |
|
pgtable.h | File | 33.91 KB | 0644 |
|
pgtable_32.h | File | 3.1 KB | 0644 |
|
pgtable_32_types.h | File | 2.01 KB | 0644 |
|
pgtable_64.h | File | 7.37 KB | 0644 |
|
pgtable_64_types.h | File | 3.67 KB | 0644 |
|
pgtable_types.h | File | 16.75 KB | 0644 |
|
pkeys.h | File | 3.17 KB | 0644 |
|
platform_sst_audio.h | File | 3.18 KB | 0644 |
|
pm-trace.h | File | 611 B | 0644 |
|
posix_types.h | File | 144 B | 0644 |
|
preempt.h | File | 3.04 KB | 0644 |
|
probe_roms.h | File | 273 B | 0644 |
|
processor-cyrix.h | File | 879 B | 0644 |
|
processor-flags.h | File | 1.71 KB | 0644 |
|
processor.h | File | 24.54 KB | 0644 |
|
prom.h | File | 1 KB | 0644 |
|
proto.h | File | 1003 B | 0644 |
|
pti.h | File | 369 B | 0644 |
|
ptrace.h | File | 8.52 KB | 0644 |
|
purgatory.h | File | 571 B | 0644 |
|
pvclock-abi.h | File | 1.49 KB | 0644 |
|
pvclock.h | File | 2.64 KB | 0644 |
|
qrwlock.h | File | 199 B | 0644 |
|
qspinlock.h | File | 2.54 KB | 0644 |
|
qspinlock_paravirt.h | File | 1.85 KB | 0644 |
|
realmode.h | File | 1.76 KB | 0644 |
|
reboot.h | File | 850 B | 0644 |
|
reboot_fixups.h | File | 183 B | 0644 |
|
refcount.h | File | 2.83 KB | 0644 |
|
required-features.h | File | 2.81 KB | 0644 |
|
rio.h | File | 2.57 KB | 0644 |
|
rmwcc.h | File | 1.62 KB | 0644 |
|
rwsem.h | File | 7.02 KB | 0644 |
|
seccomp.h | File | 510 B | 0644 |
|
sections.h | File | 465 B | 0644 |
|
segment.h | File | 9.47 KB | 0644 |
|
serial.h | File | 1.11 KB | 0644 |
|
set_memory.h | File | 3.86 KB | 0644 |
|
setup.h | File | 3.4 KB | 0644 |
|
setup_arch.h | File | 77 B | 0644 |
|
shmparam.h | File | 193 B | 0644 |
|
sigcontext.h | File | 261 B | 0644 |
|
sigframe.h | File | 2.25 KB | 0644 |
|
sighandling.h | File | 649 B | 0644 |
|
signal.h | File | 2.37 KB | 0644 |
|
simd.h | File | 287 B | 0644 |
|
smap.h | File | 1.71 KB | 0644 |
|
smp.h | File | 4.73 KB | 0644 |
|
sparsemem.h | File | 1.01 KB | 0644 |
|
spec-ctrl.h | File | 2.81 KB | 0644 |
|
special_insns.h | File | 5.04 KB | 0644 |
|
spinlock.h | File | 1.19 KB | 0644 |
|
spinlock_types.h | File | 719 B | 0644 |
|
sta2x11.h | File | 352 B | 0644 |
|
stackprotector.h | File | 4.13 KB | 0644 |
|
stacktrace.h | File | 2.57 KB | 0644 |
|
string.h | File | 129 B | 0644 |
|
string_32.h | File | 7.74 KB | 0644 |
|
string_64.h | File | 3.56 KB | 0644 |
|
suspend.h | File | 131 B | 0644 |
|
suspend_32.h | File | 822 B | 0644 |
|
suspend_64.h | File | 1.79 KB | 0644 |
|
svm.h | File | 7.06 KB | 0644 |
|
swiotlb.h | File | 991 B | 0644 |
|
switch_to.h | File | 2.98 KB | 0644 |
|
sync_bitops.h | File | 3.42 KB | 0644 |
|
sys_ia32.h | File | 1.8 KB | 0644 |
|
syscall.h | File | 5.14 KB | 0644 |
|
syscalls.h | File | 1.39 KB | 0644 |
|
sysfb.h | File | 2.54 KB | 0644 |
|
tce.h | File | 1.68 KB | 0644 |
|
text-patching.h | File | 2.3 KB | 0644 |
|
thread_info.h | File | 9.33 KB | 0644 |
|
time.h | File | 331 B | 0644 |
|
timer.h | File | 1 KB | 0644 |
|
timex.h | File | 546 B | 0644 |
|
tlb.h | File | 1.05 KB | 0644 |
|
tlbbatch.h | File | 332 B | 0644 |
|
tlbflush.h | File | 17.09 KB | 0644 |
|
topology.h | File | 4.84 KB | 0644 |
|
trace_clock.h | File | 406 B | 0644 |
|
traps.h | File | 5.74 KB | 0644 |
|
tsc.h | File | 1.93 KB | 0644 |
|
uaccess.h | File | 21.69 KB | 0644 |
|
uaccess_32.h | File | 1.54 KB | 0644 |
|
uaccess_64.h | File | 5.32 KB | 0644 |
|
umip.h | File | 329 B | 0644 |
|
unaligned.h | File | 345 B | 0644 |
|
unistd.h | File | 1.45 KB | 0644 |
|
unwind.h | File | 3.13 KB | 0644 |
|
unwind_hints.h | File | 3.01 KB | 0644 |
|
uprobes.h | File | 1.57 KB | 0644 |
|
user.h | File | 2.2 KB | 0644 |
|
user32.h | File | 2.11 KB | 0644 |
|
user_32.h | File | 4.92 KB | 0644 |
|
user_64.h | File | 5.21 KB | 0644 |
|
vdso.h | File | 1.09 KB | 0644 |
|
vga.h | File | 740 B | 0644 |
|
vgtod.h | File | 2.13 KB | 0644 |
|
virtext.h | File | 2.62 KB | 0644 |
|
vm86.h | File | 2.16 KB | 0644 |
|
vmx.h | File | 23.5 KB | 0644 |
|
vsyscall.h | File | 635 B | 0644 |
|
vvar.h | File | 1.38 KB | 0644 |
|
word-at-a-time.h | File | 2.54 KB | 0644 |
|
x86_init.h | File | 9.25 KB | 0644 |
|
xor.h | File | 10.26 KB | 0644 |
|
xor_32.h | File | 14.4 KB | 0644 |
|
xor_64.h | File | 716 B | 0644 |
|
xor_avx.h | File | 4.5 KB | 0644 |
|