404

[ Avaa Bypassed ]




Upload:

Command:

botdev@3.17.156.168: ~ $
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __BARRIER_H
#define __BARRIER_H

#include <asm/compiler.h>

#define mb()	__asm__ __volatile__("mb": : :"memory")
#define rmb()	__asm__ __volatile__("mb": : :"memory")
#define wmb()	__asm__ __volatile__("wmb": : :"memory")

/**
 * read_barrier_depends - Flush all pending reads that subsequents reads
 * depend on.
 *
 * No data-dependent reads from memory-like regions are ever reordered
 * over this barrier.  All reads preceding this primitive are guaranteed
 * to access memory (but not necessarily other CPUs' caches) before any
 * reads following this primitive that depend on the data return by
 * any of the preceding reads.  This primitive is much lighter weight than
 * rmb() on most CPUs, and is never heavier weight than is
 * rmb().
 *
 * These ordering constraints are respected by both the local CPU
 * and the compiler.
 *
 * Ordering is not guaranteed by anything other than these primitives,
 * not even by data dependencies.  See the documentation for
 * memory_barrier() for examples and URLs to more information.
 *
 * For example, the following code would force ordering (the initial
 * value of "a" is zero, "b" is one, and "p" is "&a"):
 *
 * <programlisting>
 *	CPU 0				CPU 1
 *
 *	b = 2;
 *	memory_barrier();
 *	p = &b;				q = p;
 *					read_barrier_depends();
 *					d = *q;
 * </programlisting>
 *
 * because the read of "*q" depends on the read of "p" and these
 * two reads are separated by a read_barrier_depends().  However,
 * the following code, with the same initial values for "a" and "b":
 *
 * <programlisting>
 *	CPU 0				CPU 1
 *
 *	a = 2;
 *	memory_barrier();
 *	b = 3;				y = b;
 *					read_barrier_depends();
 *					x = a;
 * </programlisting>
 *
 * does not enforce ordering, since there is no data dependency between
 * the read of "a" and the read of "b".  Therefore, on some CPUs, such
 * as Alpha, "y" could be set to 3 and "x" to 0.  Use rmb()
 * in cases like this where there are no data dependencies.
 */
#define read_barrier_depends() __asm__ __volatile__("mb": : :"memory")

#ifdef CONFIG_SMP
#define __ASM_SMP_MB	"\tmb\n"
#else
#define __ASM_SMP_MB
#endif

#include <asm-generic/barrier.h>

#endif		/* __BARRIER_H */

Filemanager

Name Type Size Permission Actions
Kbuild File 320 B 0644
a.out-core.h File 2.41 KB 0644
a.out.h File 574 B 0644
agp.h File 457 B 0644
agp_backend.h File 948 B 0644
asm-offsets.h File 35 B 0644
asm-prototypes.h File 405 B 0644
atomic.h File 9.15 KB 0644
barrier.h File 2.17 KB 0644
bitops.h File 8.83 KB 0644
bug.h File 571 B 0644
bugs.h File 294 B 0644
cache.h File 507 B 0644
cacheflush.h File 2.68 KB 0644
checksum.h File 1.93 KB 0644
cmpxchg.h File 1.67 KB 0644
compiler.h File 498 B 0644
console.h File 1.06 KB 0644
core_apecs.h File 16.91 KB 0644
core_cia.h File 15.43 KB 0644
core_irongate.h File 6.63 KB 0644
core_lca.h File 11.36 KB 0644
core_marvel.h File 9.15 KB 0644
core_mcpcia.h File 11.45 KB 0644
core_polaris.h File 2.92 KB 0644
core_t2.h File 19.13 KB 0644
core_titan.h File 11.2 KB 0644
core_tsunami.h File 8.29 KB 0644
core_wildfire.h File 8.45 KB 0644
delay.h File 264 B 0644
device.h File 129 B 0644
div64.h File 31 B 0644
dma-mapping.h File 276 B 0644
dma.h File 12.37 KB 0644
elf.h File 5.71 KB 0644
emergency-restart.h File 149 B 0644
err_common.h File 3.24 KB 0644
err_ev6.h File 116 B 0644
err_ev7.h File 4.37 KB 0644
extable.h File 1.42 KB 0644
floppy.h File 3.07 KB 0644
fpu.h File 1.78 KB 0644
ftrace.h File 12 B 0644
futex.h File 1.97 KB 0644
gct.h File 1.02 KB 0644
hardirq.h File 223 B 0644
hw_irq.h File 302 B 0644
hwrpb.h File 6.9 KB 0644
io.h File 15.03 KB 0644
io_trivial.h File 3.07 KB 0644
irq.h File 2.31 KB 0644
irq_regs.h File 34 B 0644
irqflags.h File 1.17 KB 0644
jensen.h File 8.39 KB 0644
kdebug.h File 32 B 0644
kmap_types.h File 265 B 0644
linkage.h File 256 B 0644
local.h File 2.59 KB 0644
local64.h File 33 B 0644
machvec.h File 3.68 KB 0644
mc146818rtc.h File 680 B 0644
mce.h File 4.04 KB 0644
mmu.h File 203 B 0644
mmu_context.h File 7.09 KB 0644
mmzone.h File 2.98 KB 0644
module.h File 329 B 0644
page.h File 2.46 KB 0644
pal.h File 5.01 KB 0644
param.h File 284 B 0644
parport.h File 536 B 0644
pci.h File 2.87 KB 0644
percpu.h File 527 B 0644
perf_event.h File 105 B 0644
pgalloc.h File 1.82 KB 0644
pgtable.h File 13.17 KB 0644
processor.h File 2.07 KB 0644
ptrace.h File 754 B 0644
rwsem.h File 4.62 KB 0644
segment.h File 132 B 0644
serial.h File 1.01 KB 0644
sfp-machine.h File 2.86 KB 0644
shmparam.h File 191 B 0644
signal.h File 627 B 0644
smp.h File 1.34 KB 0644
socket.h File 310 B 0644
special_insns.h File 925 B 0644
spinlock.h File 2.85 KB 0644
spinlock_types.h File 413 B 0644
string.h File 2.42 KB 0644
switch_to.h File 406 B 0644
syscall.h File 235 B 0644
termios.h File 2.98 KB 0644
thread_info.h File 3.63 KB 0644
timex.h File 827 B 0644
tlb.h File 473 B 0644
tlbflush.h File 3.37 KB 0644
topology.h File 957 B 0644
types.h File 143 B 0644
uaccess.h File 9.56 KB 0644
ucontext.h File 348 B 0644
unaligned.h File 340 B 0644
unistd.h File 494 B 0644
user.h File 2.14 KB 0644
vga.h File 2 KB 0644
word-at-a-time.h File 1.34 KB 0644
wrperfmon.h File 2.56 KB 0644
xchg.h File 5.74 KB 0644
xor.h File 21.71 KB 0644