404

[ Avaa Bypassed ]




Upload:

Command:

botdev@3.149.253.148: ~ $
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * arch/arm/mach-sa1100/include/mach/memory.h
 *
 * Copyright (C) 1999-2000 Nicolas Pitre <nico@fluxnic.net>
 */

#ifndef __ASM_ARCH_MEMORY_H
#define __ASM_ARCH_MEMORY_H

#include <asm/sizes.h>

/*
 * Because of the wide memory address space between physical RAM banks on the
 * SA1100, it's much convenient to use Linux's SparseMEM support to implement
 * our memory map representation.  Assuming all memory nodes have equal access
 * characteristics, we then have generic discontiguous memory support.
 *
 * The sparsemem banks are matched with the physical memory bank addresses
 * which are incidentally the same as virtual addresses.
 * 
 * 	node 0:  0xc0000000 - 0xc7ffffff
 * 	node 1:  0xc8000000 - 0xcfffffff
 * 	node 2:  0xd0000000 - 0xd7ffffff
 * 	node 3:  0xd8000000 - 0xdfffffff
 */
#define MAX_PHYSMEM_BITS	32
#define SECTION_SIZE_BITS	27

/*
 * Cache flushing area - SA1100 zero bank
 */
#define FLUSH_BASE_PHYS		0xe0000000
#define FLUSH_BASE		0xf5000000
#define FLUSH_BASE_MINICACHE	0xf5100000

#endif

Filemanager

Name Type Size Permission Actions
SA-1100.h File 95.64 KB 0644
assabet.h File 4.32 KB 0644
badge4.h File 2.47 KB 0644
bitfield.h File 2.77 KB 0644
cerf.h File 584 B 0644
collie.h File 3.39 KB 0644
generic.h File 27 B 0644
h3xxx.h File 3.44 KB 0644
hardware.h File 1.36 KB 0644
irqs.h File 3.07 KB 0644
jornada720.h File 959 B 0644
memory.h File 1.03 KB 0644
mtd-xip.h File 815 B 0644
nanoengine.h File 1.74 KB 0644
neponset.h File 834 B 0644
reset.h File 534 B 0644
shannon.h File 1.87 KB 0644
simpad.h File 5.53 KB 0644
uncompress.h File 1.09 KB 0644