/* SPDX-License-Identifier: GPL-2.0 */ /****************************************************************************/ /* * m525xsim.h -- ColdFire 525x System Integration Module support. * * (C) Copyright 2012, Steven king <sfking@fdwdc.com> * (C) Copyright 2002, Greg Ungerer (gerg@snapgear.com) */ /****************************************************************************/ #ifndef m525xsim_h #define m525xsim_h /****************************************************************************/ /* * This header supports ColdFire 5249, 5251 and 5253. There are a few * little differences between them, but most of the peripheral support * can be used by all of them. */ #define CPU_NAME "COLDFIRE(m525x)" #define CPU_INSTR_PER_JIFFY 3 #define MCF_BUSCLK (MCF_CLK / 2) #include <asm/m52xxacr.h> /* * The 525x has a second MBAR region, define its address. */ #define MCF_MBAR2 0x80000000 /* * Define the 525x SIM register set addresses. */ #define MCFSIM_RSR (MCF_MBAR + 0x00) /* Reset Status */ #define MCFSIM_SYPCR (MCF_MBAR + 0x01) /* System Protection */ #define MCFSIM_SWIVR (MCF_MBAR + 0x02) /* SW Watchdog intr */ #define MCFSIM_SWSR (MCF_MBAR + 0x03) /* SW Watchdog srv */ #define MCFSIM_MPARK (MCF_MBAR + 0x0C) /* BUS Master Ctrl */ #define MCFSIM_IPR (MCF_MBAR + 0x40) /* Interrupt Pending */ #define MCFSIM_IMR (MCF_MBAR + 0x44) /* Interrupt Mask */ #define MCFSIM_ICR0 (MCF_MBAR + 0x4c) /* Intr Ctrl reg 0 */ #define MCFSIM_ICR1 (MCF_MBAR + 0x4d) /* Intr Ctrl reg 1 */ #define MCFSIM_ICR2 (MCF_MBAR + 0x4e) /* Intr Ctrl reg 2 */ #define MCFSIM_ICR3 (MCF_MBAR + 0x4f) /* Intr Ctrl reg 3 */ #define MCFSIM_ICR4 (MCF_MBAR + 0x50) /* Intr Ctrl reg 4 */ #define MCFSIM_ICR5 (MCF_MBAR + 0x51) /* Intr Ctrl reg 5 */ #define MCFSIM_ICR6 (MCF_MBAR + 0x52) /* Intr Ctrl reg 6 */ #define MCFSIM_ICR7 (MCF_MBAR + 0x53) /* Intr Ctrl reg 7 */ #define MCFSIM_ICR8 (MCF_MBAR + 0x54) /* Intr Ctrl reg 8 */ #define MCFSIM_ICR9 (MCF_MBAR + 0x55) /* Intr Ctrl reg 9 */ #define MCFSIM_ICR10 (MCF_MBAR + 0x56) /* Intr Ctrl reg 10 */ #define MCFSIM_ICR11 (MCF_MBAR + 0x57) /* Intr Ctrl reg 11 */ #define MCFSIM_CSAR0 (MCF_MBAR + 0x80) /* CS 0 Address reg */ #define MCFSIM_CSMR0 (MCF_MBAR + 0x84) /* CS 0 Mask reg */ #define MCFSIM_CSCR0 (MCF_MBAR + 0x8a) /* CS 0 Control reg */ #define MCFSIM_CSAR1 (MCF_MBAR + 0x8c) /* CS 1 Address reg */ #define MCFSIM_CSMR1 (MCF_MBAR + 0x90) /* CS 1 Mask reg */ #define MCFSIM_CSCR1 (MCF_MBAR + 0x96) /* CS 1 Control reg */ #define MCFSIM_CSAR2 (MCF_MBAR + 0x98) /* CS 2 Address reg */ #define MCFSIM_CSMR2 (MCF_MBAR + 0x9c) /* CS 2 Mask reg */ #define MCFSIM_CSCR2 (MCF_MBAR + 0xa2) /* CS 2 Control reg */ #define MCFSIM_CSAR3 (MCF_MBAR + 0xa4) /* CS 3 Address reg */ #define MCFSIM_CSMR3 (MCF_MBAR + 0xa8) /* CS 3 Mask reg */ #define MCFSIM_CSCR3 (MCF_MBAR + 0xae) /* CS 3 Control reg */ #define MCFSIM_CSAR4 (MCF_MBAR + 0xb0) /* CS 4 Address reg */ #define MCFSIM_CSMR4 (MCF_MBAR + 0xb4) /* CS 4 Mask reg */ #define MCFSIM_CSCR4 (MCF_MBAR + 0xba) /* CS 4 Control reg */ #define MCFSIM_DCR (MCF_MBAR + 0x100) /* DRAM Control */ #define MCFSIM_DACR0 (MCF_MBAR + 0x108) /* DRAM 0 Addr/Ctrl */ #define MCFSIM_DMR0 (MCF_MBAR + 0x10c) /* DRAM 0 Mask */ #define MCFSIM_DACR1 (MCF_MBAR + 0x110) /* DRAM 1 Addr/Ctrl */ #define MCFSIM_DMR1 (MCF_MBAR + 0x114) /* DRAM 1 Mask */ /* * Secondary Interrupt Controller (in MBAR2) */ #define MCFINTC2_INTBASE (MCF_MBAR2 + 0x168) /* Base Vector Reg */ #define MCFINTC2_INTPRI1 (MCF_MBAR2 + 0x140) /* 0-7 priority */ #define MCFINTC2_INTPRI2 (MCF_MBAR2 + 0x144) /* 8-15 priority */ #define MCFINTC2_INTPRI3 (MCF_MBAR2 + 0x148) /* 16-23 priority */ #define MCFINTC2_INTPRI4 (MCF_MBAR2 + 0x14c) /* 24-31 priority */ #define MCFINTC2_INTPRI5 (MCF_MBAR2 + 0x150) /* 32-39 priority */ #define MCFINTC2_INTPRI6 (MCF_MBAR2 + 0x154) /* 40-47 priority */ #define MCFINTC2_INTPRI7 (MCF_MBAR2 + 0x158) /* 48-55 priority */ #define MCFINTC2_INTPRI8 (MCF_MBAR2 + 0x15c) /* 56-63 priority */ #define MCFINTC2_INTPRI_REG(i) (MCFINTC2_INTPRI1 + \ ((((i) - MCFINTC2_VECBASE) / 8) * 4)) #define MCFINTC2_INTPRI_BITS(b, i) ((b) << (((i) % 8) * 4)) /* * Timer module. */ #define MCFTIMER_BASE1 (MCF_MBAR + 0x140) /* Base of TIMER1 */ #define MCFTIMER_BASE2 (MCF_MBAR + 0x180) /* Base of TIMER2 */ /* * UART module. */ #define MCFUART_BASE0 (MCF_MBAR + 0x1c0) /* Base address UART0 */ #define MCFUART_BASE1 (MCF_MBAR + 0x200) /* Base address UART1 */ /* * QSPI module. */ #define MCFQSPI_BASE (MCF_MBAR + 0x400) /* Base address QSPI */ #define MCFQSPI_SIZE 0x40 /* Register set size */ #ifdef CONFIG_M5249 #define MCFQSPI_CS0 29 #define MCFQSPI_CS1 24 #define MCFQSPI_CS2 21 #define MCFQSPI_CS3 22 #else #define MCFQSPI_CS0 15 #define MCFQSPI_CS1 16 #define MCFQSPI_CS2 24 #define MCFQSPI_CS3 28 #endif /* * I2C module. */ #define MCFI2C_BASE0 (MCF_MBAR + 0x280) /* Base address I2C0 */ #define MCFI2C_SIZE0 0x20 /* Register set size */ #define MCFI2C_BASE1 (MCF_MBAR2 + 0x440) /* Base address I2C1 */ #define MCFI2C_SIZE1 0x20 /* Register set size */ /* * DMA unit base addresses. */ #define MCFDMA_BASE0 (MCF_MBAR + 0x300) /* Base address DMA 0 */ #define MCFDMA_BASE1 (MCF_MBAR + 0x340) /* Base address DMA 1 */ #define MCFDMA_BASE2 (MCF_MBAR + 0x380) /* Base address DMA 2 */ #define MCFDMA_BASE3 (MCF_MBAR + 0x3C0) /* Base address DMA 3 */ /* * Some symbol defines for the above... */ #define MCFSIM_SWDICR MCFSIM_ICR0 /* Watchdog timer ICR */ #define MCFSIM_TIMER1ICR MCFSIM_ICR1 /* Timer 1 ICR */ #define MCFSIM_TIMER2ICR MCFSIM_ICR2 /* Timer 2 ICR */ #define MCFSIM_I2CICR MCFSIM_ICR3 /* I2C ICR */ #define MCFSIM_UART1ICR MCFSIM_ICR4 /* UART 1 ICR */ #define MCFSIM_UART2ICR MCFSIM_ICR5 /* UART 2 ICR */ #define MCFSIM_DMA0ICR MCFSIM_ICR6 /* DMA 0 ICR */ #define MCFSIM_DMA1ICR MCFSIM_ICR7 /* DMA 1 ICR */ #define MCFSIM_DMA2ICR MCFSIM_ICR8 /* DMA 2 ICR */ #define MCFSIM_DMA3ICR MCFSIM_ICR9 /* DMA 3 ICR */ #define MCFSIM_QSPIICR MCFSIM_ICR10 /* QSPI ICR */ /* * Define system peripheral IRQ usage. */ #define MCF_IRQ_QSPI 28 /* QSPI, Level 4 */ #define MCF_IRQ_I2C0 29 #define MCF_IRQ_TIMER 30 /* Timer0, Level 6 */ #define MCF_IRQ_PROFILER 31 /* Timer1, Level 7 */ #define MCF_IRQ_UART0 73 /* UART0 */ #define MCF_IRQ_UART1 74 /* UART1 */ /* * Define the base interrupt for the second interrupt controller. * We set it to 128, out of the way of the base interrupts, and plenty * of room for its 64 interrupts. */ #define MCFINTC2_VECBASE 128 #define MCF_IRQ_GPIO0 (MCFINTC2_VECBASE + 32) #define MCF_IRQ_GPIO1 (MCFINTC2_VECBASE + 33) #define MCF_IRQ_GPIO2 (MCFINTC2_VECBASE + 34) #define MCF_IRQ_GPIO3 (MCFINTC2_VECBASE + 35) #define MCF_IRQ_GPIO4 (MCFINTC2_VECBASE + 36) #define MCF_IRQ_GPIO5 (MCFINTC2_VECBASE + 37) #define MCF_IRQ_GPIO6 (MCFINTC2_VECBASE + 38) #define MCF_IRQ_GPIO7 (MCFINTC2_VECBASE + 39) #define MCF_IRQ_USBWUP (MCFINTC2_VECBASE + 40) #define MCF_IRQ_I2C1 (MCFINTC2_VECBASE + 62) /* * General purpose IO registers (in MBAR2). */ #define MCFSIM2_GPIOREAD (MCF_MBAR2 + 0x000) /* GPIO read values */ #define MCFSIM2_GPIOWRITE (MCF_MBAR2 + 0x004) /* GPIO write values */ #define MCFSIM2_GPIOENABLE (MCF_MBAR2 + 0x008) /* GPIO enabled */ #define MCFSIM2_GPIOFUNC (MCF_MBAR2 + 0x00C) /* GPIO function */ #define MCFSIM2_GPIO1READ (MCF_MBAR2 + 0x0B0) /* GPIO1 read values */ #define MCFSIM2_GPIO1WRITE (MCF_MBAR2 + 0x0B4) /* GPIO1 write values */ #define MCFSIM2_GPIO1ENABLE (MCF_MBAR2 + 0x0B8) /* GPIO1 enabled */ #define MCFSIM2_GPIO1FUNC (MCF_MBAR2 + 0x0BC) /* GPIO1 function */ #define MCFSIM2_GPIOINTSTAT (MCF_MBAR2 + 0xc0) /* GPIO intr status */ #define MCFSIM2_GPIOINTCLEAR (MCF_MBAR2 + 0xc0) /* GPIO intr clear */ #define MCFSIM2_GPIOINTENABLE (MCF_MBAR2 + 0xc4) /* GPIO intr enable */ #define MCFSIM2_DMAROUTE (MCF_MBAR2 + 0x188) /* DMA routing */ #define MCFSIM2_IDECONFIG1 (MCF_MBAR2 + 0x18c) /* IDEconfig1 */ #define MCFSIM2_IDECONFIG2 (MCF_MBAR2 + 0x190) /* IDEconfig2 */ /* * Generic GPIO support */ #define MCFGPIO_PIN_MAX 64 #ifdef CONFIG_M5249 #define MCFGPIO_IRQ_MAX -1 #define MCFGPIO_IRQ_VECBASE -1 #else #define MCFGPIO_IRQ_MAX 7 #define MCFGPIO_IRQ_VECBASE MCF_IRQ_GPIO0 #endif /****************************************************************************/ #ifdef __ASSEMBLER__ #ifdef CONFIG_M5249C3 /* * The M5249C3 board needs a little help getting all its SIM devices * initialized at kernel start time. dBUG doesn't set much up, so * we need to do it manually. */ .macro m5249c3_setup /* * Set MBAR1 and MBAR2, just incase they are not set. */ movel #0x10000001,%a0 movec %a0,%MBAR /* map MBAR region */ subql #1,%a0 /* get MBAR address in a0 */ movel #0x80000001,%a1 movec %a1,#3086 /* map MBAR2 region */ subql #1,%a1 /* get MBAR2 address in a1 */ /* * Move secondary interrupts to their base (128). */ moveb #MCFINTC2_VECBASE,%d0 moveb %d0,0x16b(%a1) /* interrupt base register */ /* * Work around broken CSMR0/DRAM vector problem. */ movel #0x001F0021,%d0 /* disable C/I bit */ movel %d0,0x84(%a0) /* set CSMR0 */ /* * Disable the PLL firstly. (Who knows what state it is * in here!). */ movel 0x180(%a1),%d0 /* get current PLL value */ andl #0xfffffffe,%d0 /* PLL bypass first */ movel %d0,0x180(%a1) /* set PLL register */ nop #if CONFIG_CLOCK_FREQ == 140000000 /* * Set initial clock frequency. This assumes M5249C3 board * is fitted with 11.2896MHz crystal. It will program the * PLL for 140MHz. Lets go fast :-) */ movel #0x125a40f0,%d0 /* set for 140MHz */ movel %d0,0x180(%a1) /* set PLL register */ orl #0x1,%d0 movel %d0,0x180(%a1) /* set PLL register */ #endif /* * Setup CS1 for ethernet controller. * (Setup as per M5249C3 doco). */ movel #0xe0000000,%d0 /* CS1 mapped at 0xe0000000 */ movel %d0,0x8c(%a0) movel #0x001f0021,%d0 /* CS1 size of 1Mb */ movel %d0,0x90(%a0) movew #0x0080,%d0 /* CS1 = 16bit port, AA */ movew %d0,0x96(%a0) /* * Setup CS2 for IDE interface. */ movel #0x50000000,%d0 /* CS2 mapped at 0x50000000 */ movel %d0,0x98(%a0) movel #0x001f0001,%d0 /* CS2 size of 1MB */ movel %d0,0x9c(%a0) movew #0x0080,%d0 /* CS2 = 16bit, TA */ movew %d0,0xa2(%a0) movel #0x00107000,%d0 /* IDEconfig1 */ movel %d0,0x18c(%a1) movel #0x000c0400,%d0 /* IDEconfig2 */ movel %d0,0x190(%a1) movel #0x00080000,%d0 /* GPIO19, IDE reset bit */ orl %d0,0xc(%a1) /* function GPIO19 */ orl %d0,0x8(%a1) /* enable GPIO19 as output */ orl %d0,0x4(%a1) /* de-assert IDE reset */ .endm #define PLATFORM_SETUP m5249c3_setup #endif /* CONFIG_M5249C3 */ #endif /* __ASSEMBLER__ */ /****************************************************************************/ #endif /* m525xsim_h */
Name | Type | Size | Permission | Actions |
---|---|---|---|---|
Kbuild | File | 599 B | 0644 |
|
MC68328.h | File | 37.82 KB | 0644 |
|
MC68EZ328.h | File | 37.74 KB | 0644 |
|
MC68VZ328.h | File | 41.02 KB | 0644 |
|
a.out-core.h | File | 1.98 KB | 0644 |
|
adb_iop.h | File | 1.09 KB | 0644 |
|
amigahw.h | File | 10.49 KB | 0644 |
|
amigaints.h | File | 3.5 KB | 0644 |
|
amigayle.h | File | 3.19 KB | 0644 |
|
amipcmcia.h | File | 2.51 KB | 0644 |
|
apollohw.h | File | 2.35 KB | 0644 |
|
asm-offsets.h | File | 35 B | 0644 |
|
asm-prototypes.h | File | 211 B | 0644 |
|
atafd.h | File | 300 B | 0644 |
|
atafdreg.h | File | 2.68 KB | 0644 |
|
atari_joystick.h | File | 457 B | 0644 |
|
atari_stdma.h | File | 514 B | 0644 |
|
atari_stram.h | File | 528 B | 0644 |
|
atarihw.h | File | 20.3 KB | 0644 |
|
atariints.h | File | 5.56 KB | 0644 |
|
atarikb.h | File | 1.4 KB | 0644 |
|
atomic.h | File | 4.86 KB | 0644 |
|
bitops.h | File | 12.19 KB | 0644 |
|
blinken.h | File | 641 B | 0644 |
|
bootinfo.h | File | 783 B | 0644 |
|
bootstd.h | File | 4.64 KB | 0644 |
|
bug.h | File | 659 B | 0644 |
|
bugs.h | File | 369 B | 0644 |
|
bvme6000hw.h | File | 3.45 KB | 0644 |
|
cache.h | File | 296 B | 0644 |
|
cacheflush.h | File | 133 B | 0644 |
|
cacheflush_mm.h | File | 6.92 KB | 0644 |
|
cacheflush_no.h | File | 2.61 KB | 0644 |
|
checksum.h | File | 3.4 KB | 0644 |
|
cmpxchg.h | File | 3.34 KB | 0644 |
|
coldfire.h | File | 1.61 KB | 0644 |
|
contregs.h | File | 3.31 KB | 0644 |
|
current.h | File | 580 B | 0644 |
|
delay.h | File | 3.43 KB | 0644 |
|
div64.h | File | 858 B | 0644 |
|
dma-mapping.h | File | 291 B | 0644 |
|
dma.h | File | 16.65 KB | 0644 |
|
dsp56k.h | File | 1.24 KB | 0644 |
|
dvma.h | File | 9.67 KB | 0644 |
|
elf.h | File | 3.07 KB | 0644 |
|
entry.h | File | 5.76 KB | 0644 |
|
export.h | File | 74 B | 0644 |
|
fb.h | File | 921 B | 0644 |
|
fbio.h | File | 9.87 KB | 0644 |
|
flat.h | File | 1.02 KB | 0644 |
|
floppy.h | File | 5.06 KB | 0644 |
|
fpu.h | File | 535 B | 0644 |
|
ftrace.h | File | 12 B | 0644 |
|
gpio.h | File | 2.64 KB | 0644 |
|
hardirq.h | File | 594 B | 0644 |
|
hash.h | File | 2.07 KB | 0644 |
|
hp300hw.h | File | 186 B | 0644 |
|
hwtest.h | File | 467 B | 0644 |
|
ide.h | File | 1.67 KB | 0644 |
|
idprom.h | File | 725 B | 0644 |
|
intersil.h | File | 1.11 KB | 0644 |
|
io.h | File | 383 B | 0644 |
|
io_mm.h | File | 16.19 KB | 0644 |
|
io_no.h | File | 5.26 KB | 0644 |
|
irq.h | File | 2.57 KB | 0644 |
|
irqflags.h | File | 1.61 KB | 0644 |
|
kexec.h | File | 732 B | 0644 |
|
linkage.h | File | 1.55 KB | 0644 |
|
m5206sim.h | File | 6.4 KB | 0644 |
|
m520xsim.h | File | 7.15 KB | 0644 |
|
m523xsim.h | File | 7.7 KB | 0644 |
|
m525xsim.h | File | 10.57 KB | 0644 |
|
m5272sim.h | File | 6.05 KB | 0644 |
|
m527xsim.h | File | 13.51 KB | 0644 |
|
m528xsim.h | File | 9.37 KB | 0644 |
|
m52xxacr.h | File | 3.57 KB | 0644 |
|
m5307sim.h | File | 7.52 KB | 0644 |
|
m53xxacr.h | File | 3.6 KB | 0644 |
|
m53xxsim.h | File | 53.97 KB | 0644 |
|
m5407sim.h | File | 6.14 KB | 0644 |
|
m5441xsim.h | File | 8.5 KB | 0644 |
|
m54xxacr.h | File | 4.82 KB | 0644 |
|
m54xxgpt.h | File | 3.66 KB | 0644 |
|
m54xxpci.h | File | 6.13 KB | 0644 |
|
m54xxsim.h | File | 3.8 KB | 0644 |
|
mac_asc.h | File | 520 B | 0644 |
|
mac_baboon.h | File | 999 B | 0644 |
|
mac_iop.h | File | 5.37 KB | 0644 |
|
mac_oss.h | File | 1.83 KB | 0644 |
|
mac_psc.h | File | 7.25 KB | 0644 |
|
mac_via.h | File | 11.44 KB | 0644 |
|
machdep.h | File | 1.34 KB | 0644 |
|
machines.h | File | 3.13 KB | 0644 |
|
machw.h | File | 588 B | 0644 |
|
macintosh.h | File | 2.02 KB | 0644 |
|
macints.h | File | 3.28 KB | 0644 |
|
math-emu.h | File | 6.74 KB | 0644 |
|
mc146818rtc.h | File | 598 B | 0644 |
|
mcf8390.h | File | 3.75 KB | 0644 |
|
mcf_pgalloc.h | File | 2.37 KB | 0644 |
|
mcf_pgtable.h | File | 9.89 KB | 0644 |
|
mcfclk.h | File | 1.01 KB | 0644 |
|
mcfdma.h | File | 6.51 KB | 0644 |
|
mcfgpio.h | File | 8.48 KB | 0644 |
|
mcfintc.h | File | 3.09 KB | 0644 |
|
mcfmmu.h | File | 3.67 KB | 0644 |
|
mcfpit.h | File | 2.22 KB | 0644 |
|
mcfqspi.h | File | 1.82 KB | 0644 |
|
mcfsim.h | File | 1.5 KB | 0644 |
|
mcfslt.h | File | 1.21 KB | 0644 |
|
mcftimer.h | File | 2.3 KB | 0644 |
|
mcfuart.h | File | 6.91 KB | 0644 |
|
mcfwdebug.h | File | 4.99 KB | 0644 |
|
mmu.h | File | 243 B | 0644 |
|
mmu_context.h | File | 7.2 KB | 0644 |
|
mmzone.h | File | 264 B | 0644 |
|
module.h | File | 847 B | 0644 |
|
motorola_pgalloc.h | File | 2.26 KB | 0644 |
|
motorola_pgtable.h | File | 9.2 KB | 0644 |
|
movs.h | File | 1.44 KB | 0644 |
|
mvme147hw.h | File | 2.81 KB | 0644 |
|
mvme16xhw.h | File | 2.16 KB | 0644 |
|
natfeat.h | File | 533 B | 0644 |
|
nettel.h | File | 2.95 KB | 0644 |
|
nubus.h | File | 1.21 KB | 0644 |
|
openprom.h | File | 7.98 KB | 0644 |
|
oplib.h | File | 9.54 KB | 0644 |
|
page.h | File | 1.47 KB | 0644 |
|
page_mm.h | File | 4.06 KB | 0644 |
|
page_no.h | File | 1.28 KB | 0644 |
|
page_offset.h | File | 256 B | 0644 |
|
parport.h | File | 837 B | 0644 |
|
pci.h | File | 458 B | 0644 |
|
pgalloc.h | File | 444 B | 0644 |
|
pgtable.h | File | 127 B | 0644 |
|
pgtable_mm.h | File | 4.84 KB | 0644 |
|
pgtable_no.h | File | 1.57 KB | 0644 |
|
processor.h | File | 3.59 KB | 0644 |
|
ptrace.h | File | 643 B | 0644 |
|
q40_master.h | File | 2.28 KB | 0644 |
|
q40ints.h | File | 749 B | 0644 |
|
quicc_simple.h | File | 1.79 KB | 0644 |
|
raw_io.h | File | 11.41 KB | 0644 |
|
segment.h | File | 1.42 KB | 0644 |
|
serial.h | File | 1.14 KB | 0644 |
|
setup.h | File | 9.25 KB | 0644 |
|
signal.h | File | 1.34 KB | 0644 |
|
smp.h | File | 32 B | 0644 |
|
string.h | File | 1.68 KB | 0644 |
|
sun3-head.h | File | 353 B | 0644 |
|
sun3_pgalloc.h | File | 2.26 KB | 0644 |
|
sun3_pgtable.h | File | 7.65 KB | 0644 |
|
sun3ints.h | File | 989 B | 0644 |
|
sun3mmu.h | File | 4.91 KB | 0644 |
|
sun3x.h | File | 868 B | 0644 |
|
sun3xflop.h | File | 5.62 KB | 0644 |
|
sun3xprom.h | File | 1.31 KB | 0644 |
|
switch_to.h | File | 1.51 KB | 0644 |
|
thread_info.h | File | 2.02 KB | 0644 |
|
timex.h | File | 974 B | 0644 |
|
tlb.h | File | 486 B | 0644 |
|
tlbflush.h | File | 5.95 KB | 0644 |
|
traps.h | File | 8.33 KB | 0644 |
|
uaccess.h | File | 152 B | 0644 |
|
uaccess_mm.h | File | 10.31 KB | 0644 |
|
uaccess_no.h | File | 3.69 KB | 0644 |
|
ucontext.h | File | 570 B | 0644 |
|
unaligned.h | File | 600 B | 0644 |
|
unistd.h | File | 952 B | 0644 |
|
user.h | File | 3.78 KB | 0644 |
|
vga.h | File | 651 B | 0644 |
|
virtconvert.h | File | 947 B | 0644 |
|
zorro.h | File | 1.17 KB | 0644 |
|