404

[ Avaa Bypassed ]




Upload:

Command:

botdev@3.14.146.45: ~ $
/*
 * Generic support for queying CPU info
 *
 * Copyright (C) 2007-2009 Michal Simek <monstr@monstr.eu>
 * Copyright (C) 2007-2009 PetaLogix
 * Copyright (C) 2007 John Williams <jwilliams@itee.uq.edu.au>
 *
 * This file is subject to the terms and conditions of the GNU General
 * Public License. See the file COPYING in the main directory of this
 * archive for more details.
 */

#ifndef _ASM_MICROBLAZE_CPUINFO_H
#define _ASM_MICROBLAZE_CPUINFO_H

#include <asm/prom.h>

/* CPU Version and FPGA Family code conversion table type */
struct cpu_ver_key {
	const char *s;
	const unsigned k;
};

extern const struct cpu_ver_key cpu_ver_lookup[];

struct family_string_key {
	const char *s;
	const unsigned k;
};

extern const struct family_string_key family_string_lookup[];

struct cpuinfo {
	/* Core CPU configuration */
	u32 use_instr;
	u32 use_mult;
	u32 use_fpu;
	u32 use_exc;
	u32 ver_code;
	u32 mmu;
	u32 mmu_privins;
	u32 endian;

	/* CPU caches */
	u32 use_icache;
	u32 icache_tagbits;
	u32 icache_write;
	u32 icache_line_length;
	u32 icache_size;
	unsigned long icache_base;
	unsigned long icache_high;

	u32 use_dcache;
	u32 dcache_tagbits;
	u32 dcache_write;
	u32 dcache_line_length;
	u32 dcache_size;
	u32 dcache_wb;
	unsigned long dcache_base;
	unsigned long dcache_high;

	/* Bus connections */
	u32 use_dopb;
	u32 use_iopb;
	u32 use_dlmb;
	u32 use_ilmb;
	u32 num_fsl;

	/* CPU interrupt line info */
	u32 irq_edge;
	u32 irq_positive;

	u32 area_optimised;

	/* HW debug support */
	u32 hw_debug;
	u32 num_pc_brk;
	u32 num_rd_brk;
	u32 num_wr_brk;
	u32 cpu_clock_freq; /* store real freq of cpu */

	/* FPGA family */
	u32 fpga_family_code;

	/* User define */
	u32 pvr_user1;
	u32 pvr_user2;
};

extern struct cpuinfo cpuinfo;

/* fwd declarations of the various CPUinfo populators */
void setup_cpuinfo(void);
void setup_cpuinfo_clk(void);

void set_cpuinfo_static(struct cpuinfo *ci, struct device_node *cpu);
void set_cpuinfo_pvr_full(struct cpuinfo *ci, struct device_node *cpu);

static inline unsigned int fcpu(struct device_node *cpu, char *n)
{
	u32 val = 0;

	of_property_read_u32(cpu, n, &val);

	return val;
}

#endif /* _ASM_MICROBLAZE_CPUINFO_H */

Filemanager

Name Type Size Permission Actions
Kbuild File 742 B 0644
asm-compat.h File 518 B 0644
asm-offsets.h File 35 B 0644
atomic.h File 626 B 0644
cache.h File 644 B 0644
cacheflush.h File 4.12 KB 0644
checksum.h File 942 B 0644
cmpxchg.h File 919 B 0644
cpuinfo.h File 2.13 KB 0644
cputable.h File 1 B 0644
current.h File 850 B 0644
delay.h File 2.26 KB 0644
dma-mapping.h File 765 B 0644
dma.h File 706 B 0644
elf.h File 738 B 0644
entry.h File 1.13 KB 0644
exceptions.h File 2.08 KB 0644
fixmap.h File 1.96 KB 0644
flat.h File 2.26 KB 0644
ftrace.h File 641 B 0644
futex.h File 2.13 KB 0644
hash.h File 2.37 KB 0644
highmem.h File 2.2 KB 0644
hw_irq.h File 1 B 0644
io.h File 2.05 KB 0644
irq.h File 538 B 0644
irqflags.h File 2.6 KB 0644
kgdb.h File 739 B 0644
mmu.h File 4.19 KB 0644
mmu_context.h File 141 B 0644
mmu_context_mm.h File 3.91 KB 0644
module.h File 840 B 0644
page.h File 6.11 KB 0644
pci-bridge.h File 4.57 KB 0644
pci.h File 2.47 KB 0644
pgalloc.h File 4.74 KB 0644
pgtable.h File 17.66 KB 0644
processor.h File 4.11 KB 0644
prom.h File 713 B 0644
ptrace.h File 727 B 0644
pvr.h File 8.72 KB 0644
registers.h File 1.65 KB 0644
seccomp.h File 256 B 0644
sections.h File 637 B 0644
setup.h File 1.37 KB 0644
string.h File 630 B 0644
switch_to.h File 629 B 0644
syscall.h File 2.26 KB 0644
thread_info.h File 4.01 KB 0644
timex.h File 402 B 0644
tlb.h File 714 B 0644
tlbflush.h File 2.04 KB 0644
uaccess.h File 9.98 KB 0644
unaligned.h File 871 B 0644
unistd.h File 1.19 KB 0644
unwind.h File 719 B 0644
user.h File 1 B 0644