404

[ Avaa Bypassed ]




Upload:

Command:

botdev@3.136.11.217: ~ $
/***********************license start***************
 * Author: Cavium Networks
 *
 * Contact: support@caviumnetworks.com
 * This file is part of the OCTEON SDK
 *
 * Copyright (c) 2003-2012 Cavium Networks
 *
 * This file is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License, Version 2, as
 * published by the Free Software Foundation.
 *
 * This file is distributed in the hope that it will be useful, but
 * AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
 * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
 * NONINFRINGEMENT.  See the GNU General Public License for more
 * details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this file; if not, write to the Free Software
 * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
 * or visit http://www.gnu.org/licenses/.
 *
 * This file may also be available under a different license from Cavium.
 * Contact Cavium Networks for more information
 ***********************license end**************************************/

#ifndef __CVMX_STXX_DEFS_H__
#define __CVMX_STXX_DEFS_H__

#define CVMX_STXX_ARB_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000608ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_BCKPRS_CNT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000688ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_COM_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000600ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_DIP_CNT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000690ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_IGN_CAL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000610ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_INT_MSK(block_id) (CVMX_ADD_IO_SEG(0x00011800900006A0ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_INT_REG(block_id) (CVMX_ADD_IO_SEG(0x0001180090000698ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_INT_SYNC(block_id) (CVMX_ADD_IO_SEG(0x00011800900006A8ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_MIN_BST(block_id) (CVMX_ADD_IO_SEG(0x0001180090000618ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_SPI4_CALX(offset, block_id) (CVMX_ADD_IO_SEG(0x0001180090000400ull) + (((offset) & 31) + ((block_id) & 1) * 0x1000000ull) * 8)
#define CVMX_STXX_SPI4_DAT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000628ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_SPI4_STAT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000630ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_STAT_BYTES_HI(block_id) (CVMX_ADD_IO_SEG(0x0001180090000648ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_STAT_BYTES_LO(block_id) (CVMX_ADD_IO_SEG(0x0001180090000680ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_STAT_CTL(block_id) (CVMX_ADD_IO_SEG(0x0001180090000638ull) + ((block_id) & 1) * 0x8000000ull)
#define CVMX_STXX_STAT_PKT_XMT(block_id) (CVMX_ADD_IO_SEG(0x0001180090000640ull) + ((block_id) & 1) * 0x8000000ull)

union cvmx_stxx_arb_ctl {
	uint64_t u64;
	struct cvmx_stxx_arb_ctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_6_63:58;
		uint64_t mintrn:1;
		uint64_t reserved_4_4:1;
		uint64_t igntpa:1;
		uint64_t reserved_0_2:3;
#else
		uint64_t reserved_0_2:3;
		uint64_t igntpa:1;
		uint64_t reserved_4_4:1;
		uint64_t mintrn:1;
		uint64_t reserved_6_63:58;
#endif
	} s;
	struct cvmx_stxx_arb_ctl_s cn38xx;
	struct cvmx_stxx_arb_ctl_s cn38xxp2;
	struct cvmx_stxx_arb_ctl_s cn58xx;
	struct cvmx_stxx_arb_ctl_s cn58xxp1;
};

union cvmx_stxx_bckprs_cnt {
	uint64_t u64;
	struct cvmx_stxx_bckprs_cnt_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t cnt:32;
#else
		uint64_t cnt:32;
		uint64_t reserved_32_63:32;
#endif
	} s;
	struct cvmx_stxx_bckprs_cnt_s cn38xx;
	struct cvmx_stxx_bckprs_cnt_s cn38xxp2;
	struct cvmx_stxx_bckprs_cnt_s cn58xx;
	struct cvmx_stxx_bckprs_cnt_s cn58xxp1;
};

union cvmx_stxx_com_ctl {
	uint64_t u64;
	struct cvmx_stxx_com_ctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_4_63:60;
		uint64_t st_en:1;
		uint64_t reserved_1_2:2;
		uint64_t inf_en:1;
#else
		uint64_t inf_en:1;
		uint64_t reserved_1_2:2;
		uint64_t st_en:1;
		uint64_t reserved_4_63:60;
#endif
	} s;
	struct cvmx_stxx_com_ctl_s cn38xx;
	struct cvmx_stxx_com_ctl_s cn38xxp2;
	struct cvmx_stxx_com_ctl_s cn58xx;
	struct cvmx_stxx_com_ctl_s cn58xxp1;
};

union cvmx_stxx_dip_cnt {
	uint64_t u64;
	struct cvmx_stxx_dip_cnt_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t frmmax:4;
		uint64_t dipmax:4;
#else
		uint64_t dipmax:4;
		uint64_t frmmax:4;
		uint64_t reserved_8_63:56;
#endif
	} s;
	struct cvmx_stxx_dip_cnt_s cn38xx;
	struct cvmx_stxx_dip_cnt_s cn38xxp2;
	struct cvmx_stxx_dip_cnt_s cn58xx;
	struct cvmx_stxx_dip_cnt_s cn58xxp1;
};

union cvmx_stxx_ign_cal {
	uint64_t u64;
	struct cvmx_stxx_ign_cal_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_16_63:48;
		uint64_t igntpa:16;
#else
		uint64_t igntpa:16;
		uint64_t reserved_16_63:48;
#endif
	} s;
	struct cvmx_stxx_ign_cal_s cn38xx;
	struct cvmx_stxx_ign_cal_s cn38xxp2;
	struct cvmx_stxx_ign_cal_s cn58xx;
	struct cvmx_stxx_ign_cal_s cn58xxp1;
};

union cvmx_stxx_int_msk {
	uint64_t u64;
	struct cvmx_stxx_int_msk_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t frmerr:1;
		uint64_t unxfrm:1;
		uint64_t nosync:1;
		uint64_t diperr:1;
		uint64_t datovr:1;
		uint64_t ovrbst:1;
		uint64_t calpar1:1;
		uint64_t calpar0:1;
#else
		uint64_t calpar0:1;
		uint64_t calpar1:1;
		uint64_t ovrbst:1;
		uint64_t datovr:1;
		uint64_t diperr:1;
		uint64_t nosync:1;
		uint64_t unxfrm:1;
		uint64_t frmerr:1;
		uint64_t reserved_8_63:56;
#endif
	} s;
	struct cvmx_stxx_int_msk_s cn38xx;
	struct cvmx_stxx_int_msk_s cn38xxp2;
	struct cvmx_stxx_int_msk_s cn58xx;
	struct cvmx_stxx_int_msk_s cn58xxp1;
};

union cvmx_stxx_int_reg {
	uint64_t u64;
	struct cvmx_stxx_int_reg_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_9_63:55;
		uint64_t syncerr:1;
		uint64_t frmerr:1;
		uint64_t unxfrm:1;
		uint64_t nosync:1;
		uint64_t diperr:1;
		uint64_t datovr:1;
		uint64_t ovrbst:1;
		uint64_t calpar1:1;
		uint64_t calpar0:1;
#else
		uint64_t calpar0:1;
		uint64_t calpar1:1;
		uint64_t ovrbst:1;
		uint64_t datovr:1;
		uint64_t diperr:1;
		uint64_t nosync:1;
		uint64_t unxfrm:1;
		uint64_t frmerr:1;
		uint64_t syncerr:1;
		uint64_t reserved_9_63:55;
#endif
	} s;
	struct cvmx_stxx_int_reg_s cn38xx;
	struct cvmx_stxx_int_reg_s cn38xxp2;
	struct cvmx_stxx_int_reg_s cn58xx;
	struct cvmx_stxx_int_reg_s cn58xxp1;
};

union cvmx_stxx_int_sync {
	uint64_t u64;
	struct cvmx_stxx_int_sync_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_8_63:56;
		uint64_t frmerr:1;
		uint64_t unxfrm:1;
		uint64_t nosync:1;
		uint64_t diperr:1;
		uint64_t datovr:1;
		uint64_t ovrbst:1;
		uint64_t calpar1:1;
		uint64_t calpar0:1;
#else
		uint64_t calpar0:1;
		uint64_t calpar1:1;
		uint64_t ovrbst:1;
		uint64_t datovr:1;
		uint64_t diperr:1;
		uint64_t nosync:1;
		uint64_t unxfrm:1;
		uint64_t frmerr:1;
		uint64_t reserved_8_63:56;
#endif
	} s;
	struct cvmx_stxx_int_sync_s cn38xx;
	struct cvmx_stxx_int_sync_s cn38xxp2;
	struct cvmx_stxx_int_sync_s cn58xx;
	struct cvmx_stxx_int_sync_s cn58xxp1;
};

union cvmx_stxx_min_bst {
	uint64_t u64;
	struct cvmx_stxx_min_bst_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_9_63:55;
		uint64_t minb:9;
#else
		uint64_t minb:9;
		uint64_t reserved_9_63:55;
#endif
	} s;
	struct cvmx_stxx_min_bst_s cn38xx;
	struct cvmx_stxx_min_bst_s cn38xxp2;
	struct cvmx_stxx_min_bst_s cn58xx;
	struct cvmx_stxx_min_bst_s cn58xxp1;
};

union cvmx_stxx_spi4_calx {
	uint64_t u64;
	struct cvmx_stxx_spi4_calx_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_17_63:47;
		uint64_t oddpar:1;
		uint64_t prt3:4;
		uint64_t prt2:4;
		uint64_t prt1:4;
		uint64_t prt0:4;
#else
		uint64_t prt0:4;
		uint64_t prt1:4;
		uint64_t prt2:4;
		uint64_t prt3:4;
		uint64_t oddpar:1;
		uint64_t reserved_17_63:47;
#endif
	} s;
	struct cvmx_stxx_spi4_calx_s cn38xx;
	struct cvmx_stxx_spi4_calx_s cn38xxp2;
	struct cvmx_stxx_spi4_calx_s cn58xx;
	struct cvmx_stxx_spi4_calx_s cn58xxp1;
};

union cvmx_stxx_spi4_dat {
	uint64_t u64;
	struct cvmx_stxx_spi4_dat_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t alpha:16;
		uint64_t max_t:16;
#else
		uint64_t max_t:16;
		uint64_t alpha:16;
		uint64_t reserved_32_63:32;
#endif
	} s;
	struct cvmx_stxx_spi4_dat_s cn38xx;
	struct cvmx_stxx_spi4_dat_s cn38xxp2;
	struct cvmx_stxx_spi4_dat_s cn58xx;
	struct cvmx_stxx_spi4_dat_s cn58xxp1;
};

union cvmx_stxx_spi4_stat {
	uint64_t u64;
	struct cvmx_stxx_spi4_stat_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_16_63:48;
		uint64_t m:8;
		uint64_t reserved_7_7:1;
		uint64_t len:7;
#else
		uint64_t len:7;
		uint64_t reserved_7_7:1;
		uint64_t m:8;
		uint64_t reserved_16_63:48;
#endif
	} s;
	struct cvmx_stxx_spi4_stat_s cn38xx;
	struct cvmx_stxx_spi4_stat_s cn38xxp2;
	struct cvmx_stxx_spi4_stat_s cn58xx;
	struct cvmx_stxx_spi4_stat_s cn58xxp1;
};

union cvmx_stxx_stat_bytes_hi {
	uint64_t u64;
	struct cvmx_stxx_stat_bytes_hi_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t cnt:32;
#else
		uint64_t cnt:32;
		uint64_t reserved_32_63:32;
#endif
	} s;
	struct cvmx_stxx_stat_bytes_hi_s cn38xx;
	struct cvmx_stxx_stat_bytes_hi_s cn38xxp2;
	struct cvmx_stxx_stat_bytes_hi_s cn58xx;
	struct cvmx_stxx_stat_bytes_hi_s cn58xxp1;
};

union cvmx_stxx_stat_bytes_lo {
	uint64_t u64;
	struct cvmx_stxx_stat_bytes_lo_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t cnt:32;
#else
		uint64_t cnt:32;
		uint64_t reserved_32_63:32;
#endif
	} s;
	struct cvmx_stxx_stat_bytes_lo_s cn38xx;
	struct cvmx_stxx_stat_bytes_lo_s cn38xxp2;
	struct cvmx_stxx_stat_bytes_lo_s cn58xx;
	struct cvmx_stxx_stat_bytes_lo_s cn58xxp1;
};

union cvmx_stxx_stat_ctl {
	uint64_t u64;
	struct cvmx_stxx_stat_ctl_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_5_63:59;
		uint64_t clr:1;
		uint64_t bckprs:4;
#else
		uint64_t bckprs:4;
		uint64_t clr:1;
		uint64_t reserved_5_63:59;
#endif
	} s;
	struct cvmx_stxx_stat_ctl_s cn38xx;
	struct cvmx_stxx_stat_ctl_s cn38xxp2;
	struct cvmx_stxx_stat_ctl_s cn58xx;
	struct cvmx_stxx_stat_ctl_s cn58xxp1;
};

union cvmx_stxx_stat_pkt_xmt {
	uint64_t u64;
	struct cvmx_stxx_stat_pkt_xmt_s {
#ifdef __BIG_ENDIAN_BITFIELD
		uint64_t reserved_32_63:32;
		uint64_t cnt:32;
#else
		uint64_t cnt:32;
		uint64_t reserved_32_63:32;
#endif
	} s;
	struct cvmx_stxx_stat_pkt_xmt_s cn38xx;
	struct cvmx_stxx_stat_pkt_xmt_s cn38xxp2;
	struct cvmx_stxx_stat_pkt_xmt_s cn58xx;
	struct cvmx_stxx_stat_pkt_xmt_s cn58xxp1;
};

#endif

Filemanager

Name Type Size Permission Actions
cvmx-address.h File 9.15 KB 0644
cvmx-agl-defs.h File 70.87 KB 0644
cvmx-asm.h File 5.08 KB 0644
cvmx-asxx-defs.h File 17.73 KB 0644
cvmx-boot-vector.h File 1.57 KB 0644
cvmx-bootinfo.h File 13.44 KB 0644
cvmx-bootmem.h File 14.02 KB 0644
cvmx-ciu-defs.h File 214.08 KB 0644
cvmx-ciu2-defs.h File 173.44 KB 0644
cvmx-ciu3-defs.h File 10.71 KB 0644
cvmx-cmd-queue.h File 18.46 KB 0644
cvmx-config.h File 6.31 KB 0644
cvmx-coremask.h File 2.13 KB 0644
cvmx-dbg-defs.h File 2.73 KB 0644
cvmx-dpi-defs.h File 27 KB 0644
cvmx-fau.h File 18.21 KB 0644
cvmx-fpa-defs.h File 37.39 KB 0644
cvmx-fpa.h File 8.14 KB 0644
cvmx-gmxx-defs.h File 226.41 KB 0644
cvmx-gpio-defs.h File 13.3 KB 0644
cvmx-helper-board.h File 4.91 KB 0644
cvmx-helper-errata.h File 1.25 KB 0644
cvmx-helper-jtag.h File 1.49 KB 0644
cvmx-helper-loop.h File 1.93 KB 0644
cvmx-helper-npi.h File 1.91 KB 0644
cvmx-helper-rgmii.h File 3.45 KB 0644
cvmx-helper-sgmii.h File 3.3 KB 0644
cvmx-helper-spi.h File 2.71 KB 0644
cvmx-helper-util.h File 5.92 KB 0644
cvmx-helper-xaui.h File 3.29 KB 0644
cvmx-helper.h File 7 KB 0644
cvmx-iob-defs.h File 35.77 KB 0644
cvmx-ipd-defs.h File 56.09 KB 0644
cvmx-ipd.h File 10.45 KB 0644
cvmx-l2c-defs.h File 7.94 KB 0644
cvmx-l2c.h File 11.13 KB 0644
cvmx-l2d-defs.h File 1.9 KB 0644
cvmx-l2t-defs.h File 5.18 KB 0644
cvmx-led-defs.h File 7.7 KB 0644
cvmx-lmcx-defs.h File 88.35 KB 0644
cvmx-mio-defs.h File 141.79 KB 0644
cvmx-mixx-defs.h File 14.58 KB 0644
cvmx-npei-defs.h File 94.93 KB 0644
cvmx-npi-defs.h File 67.92 KB 0644
cvmx-packet.h File 2.07 KB 0644
cvmx-pci-defs.h File 56.08 KB 0644
cvmx-pciercx-defs.h File 11.23 KB 0644
cvmx-pcsx-defs.h File 33.81 KB 0644
cvmx-pcsxx-defs.h File 25.23 KB 0644
cvmx-pemx-defs.h File 20.62 KB 0644
cvmx-pescx-defs.h File 15.88 KB 0644
cvmx-pexp-defs.h File 16.64 KB 0644
cvmx-pip-defs.h File 87.19 KB 0644
cvmx-pip.h File 16.01 KB 0644
cvmx-pko-defs.h File 73.09 KB 0644
cvmx-pko.h File 19.17 KB 0644
cvmx-pow-defs.h File 33.51 KB 0644
cvmx-pow.h File 63.82 KB 0644
cvmx-rnm-defs.h File 6.03 KB 0644
cvmx-rst-defs.h File 7.27 KB 0644
cvmx-scratch.h File 3.78 KB 0644
cvmx-sli-defs.h File 3.95 KB 0644
cvmx-smix-defs.h File 11.01 KB 0644
cvmx-spi.h File 8.93 KB 0644
cvmx-spinlock.h File 6.24 KB 0644
cvmx-spxx-defs.h File 12.86 KB 0644
cvmx-sriox-defs.h File 42.13 KB 0644
cvmx-srxx-defs.h File 4.49 KB 0644
cvmx-stxx-defs.h File 10.42 KB 0644
cvmx-sysinfo.h File 3.95 KB 0644
cvmx-uctlx-defs.h File 12.78 KB 0644
cvmx-wqe.h File 17.06 KB 0644
cvmx.h File 13.85 KB 0644
octeon-feature.h File 6.38 KB 0644
octeon-model.h File 16.49 KB 0644
octeon.h File 12.26 KB 0644
pci-octeon.h File 1.65 KB 0644