/* * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright (C) 1994, 1995 Waldorf GmbH * Copyright (C) 1994 - 2000, 06 Ralf Baechle * Copyright (C) 1999, 2000 Silicon Graphics, Inc. * Copyright (C) 2004, 2005 MIPS Technologies, Inc. All rights reserved. * Author: Maciej W. Rozycki <macro@mips.com> */ #ifndef _ASM_IO_H #define _ASM_IO_H #include <linux/compiler.h> #include <linux/kernel.h> #include <linux/types.h> #include <linux/irqflags.h> #include <asm/addrspace.h> #include <asm/bug.h> #include <asm/byteorder.h> #include <asm/cpu.h> #include <asm/cpu-features.h> #include <asm-generic/iomap.h> #include <asm/page.h> #include <asm/pgtable-bits.h> #include <asm/processor.h> #include <asm/string.h> #include <ioremap.h> #include <mangle-port.h> /* * Slowdown I/O port space accesses for antique hardware. */ #undef CONF_SLOWDOWN_IO /* * Raw operations are never swapped in software. OTOH values that raw * operations are working on may or may not have been swapped by the bus * hardware. An example use would be for flash memory that's used for * execute in place. */ # define __raw_ioswabb(a, x) (x) # define __raw_ioswabw(a, x) (x) # define __raw_ioswabl(a, x) (x) # define __raw_ioswabq(a, x) (x) # define ____raw_ioswabq(a, x) (x) /* ioswab[bwlq], __mem_ioswab[bwlq] are defined in mangle-port.h */ #define IO_SPACE_LIMIT 0xffff /* * On MIPS I/O ports are memory mapped, so we access them using normal * load/store instructions. mips_io_port_base is the virtual address to * which all ports are being mapped. For sake of efficiency some code * assumes that this is an address that can be loaded with a single lui * instruction, so the lower 16 bits must be zero. Should be true on * on any sane architecture; generic code does not use this assumption. */ extern unsigned long mips_io_port_base; static inline void set_io_port_base(unsigned long base) { mips_io_port_base = base; } /* * Thanks to James van Artsdalen for a better timing-fix than * the two short jumps: using outb's to a nonexistent port seems * to guarantee better timings even on fast machines. * * On the other hand, I'd like to be sure of a non-existent port: * I feel a bit unsafe about using 0x80 (should be safe, though) * * Linus * */ #define __SLOW_DOWN_IO \ __asm__ __volatile__( \ "sb\t$0,0x80(%0)" \ : : "r" (mips_io_port_base)); #ifdef CONF_SLOWDOWN_IO #ifdef REALLY_SLOW_IO #define SLOW_DOWN_IO { __SLOW_DOWN_IO; __SLOW_DOWN_IO; __SLOW_DOWN_IO; __SLOW_DOWN_IO; } #else #define SLOW_DOWN_IO __SLOW_DOWN_IO #endif #else #define SLOW_DOWN_IO #endif /* * virt_to_phys - map virtual addresses to physical * @address: address to remap * * The returned physical address is the physical (CPU) mapping for * the memory address given. It is only valid to use this function on * addresses directly mapped or allocated via kmalloc. * * This function does not give bus mappings for DMA transfers. In * almost all conceivable cases a device driver should not be using * this function */ static inline unsigned long virt_to_phys(volatile const void *address) { return __pa(address); } /* * phys_to_virt - map physical address to virtual * @address: address to remap * * The returned virtual address is a current CPU mapping for * the memory address given. It is only valid to use this function on * addresses that have a kernel mapping * * This function does not handle bus mappings for DMA transfers. In * almost all conceivable cases a device driver should not be using * this function */ static inline void * phys_to_virt(unsigned long address) { return (void *)(address + PAGE_OFFSET - PHYS_OFFSET); } /* * ISA I/O bus memory addresses are 1:1 with the physical address. */ static inline unsigned long isa_virt_to_bus(volatile void *address) { return virt_to_phys(address); } static inline void *isa_bus_to_virt(unsigned long address) { return phys_to_virt(address); } #define isa_page_to_bus page_to_phys /* * However PCI ones are not necessarily 1:1 and therefore these interfaces * are forbidden in portable PCI drivers. * * Allow them for x86 for legacy drivers, though. */ #define virt_to_bus virt_to_phys #define bus_to_virt phys_to_virt /* * Change "struct page" to physical address. */ #define page_to_phys(page) ((dma_addr_t)page_to_pfn(page) << PAGE_SHIFT) extern void __iomem * __ioremap(phys_addr_t offset, phys_addr_t size, unsigned long flags); extern void __iounmap(const volatile void __iomem *addr); #ifndef CONFIG_PCI struct pci_dev; static inline void pci_iounmap(struct pci_dev *dev, void __iomem *addr) {} #endif static inline void __iomem * __ioremap_mode(phys_addr_t offset, unsigned long size, unsigned long flags) { void __iomem *addr = plat_ioremap(offset, size, flags); if (addr) return addr; #define __IS_LOW512(addr) (!((phys_addr_t)(addr) & (phys_addr_t) ~0x1fffffffULL)) if (cpu_has_64bit_addresses) { u64 base = UNCAC_BASE; /* * R10000 supports a 2 bit uncached attribute therefore * UNCAC_BASE may not equal IO_BASE. */ if (flags == _CACHE_UNCACHED) base = (u64) IO_BASE; return (void __iomem *) (unsigned long) (base + offset); } else if (__builtin_constant_p(offset) && __builtin_constant_p(size) && __builtin_constant_p(flags)) { phys_addr_t phys_addr, last_addr; phys_addr = fixup_bigphys_addr(offset, size); /* Don't allow wraparound or zero size. */ last_addr = phys_addr + size - 1; if (!size || last_addr < phys_addr) return NULL; /* * Map uncached objects in the low 512MB of address * space using KSEG1. */ if (__IS_LOW512(phys_addr) && __IS_LOW512(last_addr) && flags == _CACHE_UNCACHED) return (void __iomem *) (unsigned long)CKSEG1ADDR(phys_addr); } return __ioremap(offset, size, flags); #undef __IS_LOW512 } /* * ioremap - map bus memory into CPU space * @offset: bus address of the memory * @size: size of the resource to map * * ioremap performs a platform specific sequence of operations to * make bus memory CPU accessible via the readb/readw/readl/writeb/ * writew/writel functions and the other mmio helpers. The returned * address is not guaranteed to be usable directly as a virtual * address. */ #define ioremap(offset, size) \ __ioremap_mode((offset), (size), _CACHE_UNCACHED) /* * ioremap_nocache - map bus memory into CPU space * @offset: bus address of the memory * @size: size of the resource to map * * ioremap_nocache performs a platform specific sequence of operations to * make bus memory CPU accessible via the readb/readw/readl/writeb/ * writew/writel functions and the other mmio helpers. The returned * address is not guaranteed to be usable directly as a virtual * address. * * This version of ioremap ensures that the memory is marked uncachable * on the CPU as well as honouring existing caching rules from things like * the PCI bus. Note that there are other caches and buffers on many * busses. In particular driver authors should read up on PCI writes * * It's useful if some control registers are in such an area and * write combining or read caching is not desirable: */ #define ioremap_nocache(offset, size) \ __ioremap_mode((offset), (size), _CACHE_UNCACHED) #define ioremap_uc ioremap_nocache /* * ioremap_cachable - map bus memory into CPU space * @offset: bus address of the memory * @size: size of the resource to map * * ioremap_nocache performs a platform specific sequence of operations to * make bus memory CPU accessible via the readb/readw/readl/writeb/ * writew/writel functions and the other mmio helpers. The returned * address is not guaranteed to be usable directly as a virtual * address. * * This version of ioremap ensures that the memory is marked cachable by * the CPU. Also enables full write-combining. Useful for some * memory-like regions on I/O busses. */ #define ioremap_cachable(offset, size) \ __ioremap_mode((offset), (size), _page_cachable_default) #define ioremap_cache ioremap_cachable /* * These two are MIPS specific ioremap variant. ioremap_cacheable_cow * requests a cachable mapping, ioremap_uncached_accelerated requests a * mapping using the uncached accelerated mode which isn't supported on * all processors. */ #define ioremap_cacheable_cow(offset, size) \ __ioremap_mode((offset), (size), _CACHE_CACHABLE_COW) #define ioremap_uncached_accelerated(offset, size) \ __ioremap_mode((offset), (size), _CACHE_UNCACHED_ACCELERATED) static inline void iounmap(const volatile void __iomem *addr) { if (plat_iounmap(addr)) return; #define __IS_KSEG1(addr) (((unsigned long)(addr) & ~0x1fffffffUL) == CKSEG1) if (cpu_has_64bit_addresses || (__builtin_constant_p(addr) && __IS_KSEG1(addr))) return; __iounmap(addr); #undef __IS_KSEG1 } #if defined(CONFIG_CPU_CAVIUM_OCTEON) || defined(CONFIG_LOONGSON3_ENHANCEMENT) #define war_io_reorder_wmb() wmb() #else #define war_io_reorder_wmb() barrier() #endif #define __BUILD_MEMORY_SINGLE(pfx, bwlq, type, irq) \ \ static inline void pfx##write##bwlq(type val, \ volatile void __iomem *mem) \ { \ volatile type *__mem; \ type __val; \ \ war_io_reorder_wmb(); \ \ __mem = (void *)__swizzle_addr_##bwlq((unsigned long)(mem)); \ \ __val = pfx##ioswab##bwlq(__mem, val); \ \ if (sizeof(type) != sizeof(u64) || sizeof(u64) == sizeof(long)) \ *__mem = __val; \ else if (cpu_has_64bits) { \ unsigned long __flags; \ type __tmp; \ \ if (irq) \ local_irq_save(__flags); \ __asm__ __volatile__( \ ".set arch=r4000" "\t\t# __writeq""\n\t" \ "dsll32 %L0, %L0, 0" "\n\t" \ "dsrl32 %L0, %L0, 0" "\n\t" \ "dsll32 %M0, %M0, 0" "\n\t" \ "or %L0, %L0, %M0" "\n\t" \ "sd %L0, %2" "\n\t" \ ".set mips0" "\n" \ : "=r" (__tmp) \ : "0" (__val), "m" (*__mem)); \ if (irq) \ local_irq_restore(__flags); \ } else \ BUG(); \ } \ \ static inline type pfx##read##bwlq(const volatile void __iomem *mem) \ { \ volatile type *__mem; \ type __val; \ \ __mem = (void *)__swizzle_addr_##bwlq((unsigned long)(mem)); \ \ if (sizeof(type) != sizeof(u64) || sizeof(u64) == sizeof(long)) \ __val = *__mem; \ else if (cpu_has_64bits) { \ unsigned long __flags; \ \ if (irq) \ local_irq_save(__flags); \ __asm__ __volatile__( \ ".set arch=r4000" "\t\t# __readq" "\n\t" \ "ld %L0, %1" "\n\t" \ "dsra32 %M0, %L0, 0" "\n\t" \ "sll %L0, %L0, 0" "\n\t" \ ".set mips0" "\n" \ : "=r" (__val) \ : "m" (*__mem)); \ if (irq) \ local_irq_restore(__flags); \ } else { \ __val = 0; \ BUG(); \ } \ \ /* prevent prefetching of coherent DMA data prematurely */ \ rmb(); \ return pfx##ioswab##bwlq(__mem, __val); \ } #define __BUILD_IOPORT_SINGLE(pfx, bwlq, type, p, slow) \ \ static inline void pfx##out##bwlq##p(type val, unsigned long port) \ { \ volatile type *__addr; \ type __val; \ \ war_io_reorder_wmb(); \ \ __addr = (void *)__swizzle_addr_##bwlq(mips_io_port_base + port); \ \ __val = pfx##ioswab##bwlq(__addr, val); \ \ /* Really, we want this to be atomic */ \ BUILD_BUG_ON(sizeof(type) > sizeof(unsigned long)); \ \ *__addr = __val; \ slow; \ } \ \ static inline type pfx##in##bwlq##p(unsigned long port) \ { \ volatile type *__addr; \ type __val; \ \ __addr = (void *)__swizzle_addr_##bwlq(mips_io_port_base + port); \ \ BUILD_BUG_ON(sizeof(type) > sizeof(unsigned long)); \ \ __val = *__addr; \ slow; \ \ /* prevent prefetching of coherent DMA data prematurely */ \ rmb(); \ return pfx##ioswab##bwlq(__addr, __val); \ } #define __BUILD_MEMORY_PFX(bus, bwlq, type) \ \ __BUILD_MEMORY_SINGLE(bus, bwlq, type, 1) #define BUILDIO_MEM(bwlq, type) \ \ __BUILD_MEMORY_PFX(__raw_, bwlq, type) \ __BUILD_MEMORY_PFX(, bwlq, type) \ __BUILD_MEMORY_PFX(__mem_, bwlq, type) \ BUILDIO_MEM(b, u8) BUILDIO_MEM(w, u16) BUILDIO_MEM(l, u32) BUILDIO_MEM(q, u64) #define __BUILD_IOPORT_PFX(bus, bwlq, type) \ __BUILD_IOPORT_SINGLE(bus, bwlq, type, ,) \ __BUILD_IOPORT_SINGLE(bus, bwlq, type, _p, SLOW_DOWN_IO) #define BUILDIO_IOPORT(bwlq, type) \ __BUILD_IOPORT_PFX(, bwlq, type) \ __BUILD_IOPORT_PFX(__mem_, bwlq, type) BUILDIO_IOPORT(b, u8) BUILDIO_IOPORT(w, u16) BUILDIO_IOPORT(l, u32) #ifdef CONFIG_64BIT BUILDIO_IOPORT(q, u64) #endif #define __BUILDIO(bwlq, type) \ \ __BUILD_MEMORY_SINGLE(____raw_, bwlq, type, 0) __BUILDIO(q, u64) #define readb_relaxed readb #define readw_relaxed readw #define readl_relaxed readl #define readq_relaxed readq #define writeb_relaxed writeb #define writew_relaxed writew #define writel_relaxed writel #define writeq_relaxed writeq #define readb_be(addr) \ __raw_readb((__force unsigned *)(addr)) #define readw_be(addr) \ be16_to_cpu(__raw_readw((__force unsigned *)(addr))) #define readl_be(addr) \ be32_to_cpu(__raw_readl((__force unsigned *)(addr))) #define readq_be(addr) \ be64_to_cpu(__raw_readq((__force unsigned *)(addr))) #define writeb_be(val, addr) \ __raw_writeb((val), (__force unsigned *)(addr)) #define writew_be(val, addr) \ __raw_writew(cpu_to_be16((val)), (__force unsigned *)(addr)) #define writel_be(val, addr) \ __raw_writel(cpu_to_be32((val)), (__force unsigned *)(addr)) #define writeq_be(val, addr) \ __raw_writeq(cpu_to_be64((val)), (__force unsigned *)(addr)) /* * Some code tests for these symbols */ #define readq readq #define writeq writeq #define __BUILD_MEMORY_STRING(bwlq, type) \ \ static inline void writes##bwlq(volatile void __iomem *mem, \ const void *addr, unsigned int count) \ { \ const volatile type *__addr = addr; \ \ while (count--) { \ __mem_write##bwlq(*__addr, mem); \ __addr++; \ } \ } \ \ static inline void reads##bwlq(volatile void __iomem *mem, void *addr, \ unsigned int count) \ { \ volatile type *__addr = addr; \ \ while (count--) { \ *__addr = __mem_read##bwlq(mem); \ __addr++; \ } \ } #define __BUILD_IOPORT_STRING(bwlq, type) \ \ static inline void outs##bwlq(unsigned long port, const void *addr, \ unsigned int count) \ { \ const volatile type *__addr = addr; \ \ while (count--) { \ __mem_out##bwlq(*__addr, port); \ __addr++; \ } \ } \ \ static inline void ins##bwlq(unsigned long port, void *addr, \ unsigned int count) \ { \ volatile type *__addr = addr; \ \ while (count--) { \ *__addr = __mem_in##bwlq(port); \ __addr++; \ } \ } #define BUILDSTRING(bwlq, type) \ \ __BUILD_MEMORY_STRING(bwlq, type) \ __BUILD_IOPORT_STRING(bwlq, type) BUILDSTRING(b, u8) BUILDSTRING(w, u16) BUILDSTRING(l, u32) #ifdef CONFIG_64BIT BUILDSTRING(q, u64) #endif #ifdef CONFIG_CPU_CAVIUM_OCTEON #define mmiowb() wmb() #else /* Depends on MIPS II instruction set */ #define mmiowb() asm volatile ("sync" ::: "memory") #endif static inline void memset_io(volatile void __iomem *addr, unsigned char val, int count) { memset((void __force *) addr, val, count); } static inline void memcpy_fromio(void *dst, const volatile void __iomem *src, int count) { memcpy(dst, (void __force *) src, count); } static inline void memcpy_toio(volatile void __iomem *dst, const void *src, int count) { memcpy((void __force *) dst, src, count); } /* * The caches on some architectures aren't dma-coherent and have need to * handle this in software. There are three types of operations that * can be applied to dma buffers. * * - dma_cache_wback_inv(start, size) makes caches and coherent by * writing the content of the caches back to memory, if necessary. * The function also invalidates the affected part of the caches as * necessary before DMA transfers from outside to memory. * - dma_cache_wback(start, size) makes caches and coherent by * writing the content of the caches back to memory, if necessary. * The function also invalidates the affected part of the caches as * necessary before DMA transfers from outside to memory. * - dma_cache_inv(start, size) invalidates the affected parts of the * caches. Dirty lines of the caches may be written back or simply * be discarded. This operation is necessary before dma operations * to the memory. * * This API used to be exported; it now is for arch code internal use only. */ #if defined(CONFIG_DMA_NONCOHERENT) || defined(CONFIG_DMA_MAYBE_COHERENT) extern void (*_dma_cache_wback_inv)(unsigned long start, unsigned long size); extern void (*_dma_cache_wback)(unsigned long start, unsigned long size); extern void (*_dma_cache_inv)(unsigned long start, unsigned long size); #define dma_cache_wback_inv(start, size) _dma_cache_wback_inv(start, size) #define dma_cache_wback(start, size) _dma_cache_wback(start, size) #define dma_cache_inv(start, size) _dma_cache_inv(start, size) #else /* Sane hardware */ #define dma_cache_wback_inv(start,size) \ do { (void) (start); (void) (size); } while (0) #define dma_cache_wback(start,size) \ do { (void) (start); (void) (size); } while (0) #define dma_cache_inv(start,size) \ do { (void) (start); (void) (size); } while (0) #endif /* CONFIG_DMA_NONCOHERENT || CONFIG_DMA_MAYBE_COHERENT */ /* * Read a 32-bit register that requires a 64-bit read cycle on the bus. * Avoid interrupt mucking, just adjust the address for 4-byte access. * Assume the addresses are 8-byte aligned. */ #ifdef __MIPSEB__ #define __CSR_32_ADJUST 4 #else #define __CSR_32_ADJUST 0 #endif #define csr_out32(v, a) (*(volatile u32 *)((unsigned long)(a) + __CSR_32_ADJUST) = (v)) #define csr_in32(a) (*(volatile u32 *)((unsigned long)(a) + __CSR_32_ADJUST)) /* * Convert a physical pointer to a virtual kernel pointer for /dev/mem * access */ #define xlate_dev_mem_ptr(p) __va(p) /* * Convert a virtual cached pointer to an uncached pointer */ #define xlate_dev_kmem_ptr(p) p void __ioread64_copy(void *to, const void __iomem *from, size_t count); #endif /* _ASM_IO_H */
Name | Type | Size | Permission | Actions |
---|---|---|---|---|
dec | Folder | 0755 |
|
|
emma | Folder | 0755 |
|
|
fw | Folder | 0755 |
|
|
ip32 | Folder | 0755 |
|
|
lasat | Folder | 0755 |
|
|
mach-ar7 | Folder | 0755 |
|
|
mach-ath25 | Folder | 0755 |
|
|
mach-ath79 | Folder | 0755 |
|
|
mach-au1x00 | Folder | 0755 |
|
|
mach-bcm47xx | Folder | 0755 |
|
|
mach-bcm63xx | Folder | 0755 |
|
|
mach-bmips | Folder | 0755 |
|
|
mach-cavium-octeon | Folder | 0755 |
|
|
mach-cobalt | Folder | 0755 |
|
|
mach-db1x00 | Folder | 0755 |
|
|
mach-dec | Folder | 0755 |
|
|
mach-emma2rh | Folder | 0755 |
|
|
mach-generic | Folder | 0755 |
|
|
mach-ip22 | Folder | 0755 |
|
|
mach-ip27 | Folder | 0755 |
|
|
mach-ip28 | Folder | 0755 |
|
|
mach-ip32 | Folder | 0755 |
|
|
mach-jazz | Folder | 0755 |
|
|
mach-jz4740 | Folder | 0755 |
|
|
mach-lantiq | Folder | 0755 |
|
|
mach-lasat | Folder | 0755 |
|
|
mach-loongson32 | Folder | 0755 |
|
|
mach-loongson64 | Folder | 0755 |
|
|
mach-malta | Folder | 0755 |
|
|
mach-netlogic | Folder | 0755 |
|
|
mach-paravirt | Folder | 0755 |
|
|
mach-pic32 | Folder | 0755 |
|
|
mach-pistachio | Folder | 0755 |
|
|
mach-pmcs-msp71xx | Folder | 0755 |
|
|
mach-pnx833x | Folder | 0755 |
|
|
mach-ralink | Folder | 0755 |
|
|
mach-rc32434 | Folder | 0755 |
|
|
mach-rm | Folder | 0755 |
|
|
mach-sibyte | Folder | 0755 |
|
|
mach-tx39xx | Folder | 0755 |
|
|
mach-tx49xx | Folder | 0755 |
|
|
mach-vr41xx | Folder | 0755 |
|
|
mach-xilfpga | Folder | 0755 |
|
|
mips-boards | Folder | 0755 |
|
|
netlogic | Folder | 0755 |
|
|
octeon | Folder | 0755 |
|
|
pci | Folder | 0755 |
|
|
sgi | Folder | 0755 |
|
|
sibyte | Folder | 0755 |
|
|
sn | Folder | 0755 |
|
|
txx9 | Folder | 0755 |
|
|
vr41xx | Folder | 0755 |
|
|
xtalk | Folder | 0755 |
|
|
Kbuild | File | 577 B | 0644 |
|
abi.h | File | 853 B | 0644 |
|
addrspace.h | File | 4.1 KB | 0644 |
|
amon.h | File | 409 B | 0644 |
|
arch_hweight.h | File | 792 B | 0644 |
|
asm-eva.h | File | 6.82 KB | 0644 |
|
asm-offsets.h | File | 35 B | 0644 |
|
asm-prototypes.h | File | 197 B | 0644 |
|
asm.h | File | 8.47 KB | 0644 |
|
asmmacro-32.h | File | 2.47 KB | 0644 |
|
asmmacro-64.h | File | 1.22 KB | 0644 |
|
asmmacro.h | File | 14.07 KB | 0644 |
|
atomic.h | File | 19.73 KB | 0644 |
|
barrier.h | File | 8.03 KB | 0644 |
|
bcache.h | File | 2.04 KB | 0644 |
|
bitops.h | File | 15.46 KB | 0644 |
|
bitrev.h | File | 608 B | 0644 |
|
bmips-spaces.h | File | 268 B | 0644 |
|
bmips.h | File | 3.45 KB | 0644 |
|
bootinfo.h | File | 5.08 KB | 0644 |
|
branch.h | File | 2.35 KB | 0644 |
|
break.h | File | 787 B | 0644 |
|
bug.h | File | 759 B | 0644 |
|
bugs.h | File | 944 B | 0644 |
|
cache.h | File | 546 B | 0644 |
|
cacheflush.h | File | 4.99 KB | 0644 |
|
cacheops.h | File | 3.71 KB | 0644 |
|
cdmm.h | File | 3.67 KB | 0644 |
|
cevt-r4k.h | File | 823 B | 0644 |
|
checksum.h | File | 6.43 KB | 0644 |
|
clock.h | File | 997 B | 0644 |
|
clocksource.h | File | 884 B | 0644 |
|
cmp.h | File | 492 B | 0644 |
|
cmpxchg.h | File | 5.28 KB | 0644 |
|
compat-signal.h | File | 640 B | 0644 |
|
compat.h | File | 6.66 KB | 0644 |
|
compiler.h | File | 2.96 KB | 0644 |
|
cop2.h | File | 1.77 KB | 0644 |
|
cpu-features.h | File | 19.46 KB | 0644 |
|
cpu-info.h | File | 5.84 KB | 0644 |
|
cpu-type.h | File | 4.13 KB | 0644 |
|
cpu.h | File | 15.54 KB | 0644 |
|
cpufeature.h | File | 717 B | 0644 |
|
debug.h | File | 654 B | 0644 |
|
delay.h | File | 841 B | 0644 |
|
device.h | File | 347 B | 0644 |
|
div64.h | File | 2.17 KB | 0644 |
|
dma-coherence.h | File | 813 B | 0644 |
|
dma-mapping.h | File | 981 B | 0644 |
|
dma.h | File | 9.92 KB | 0644 |
|
ds1287.h | File | 1019 B | 0644 |
|
dsemul.h | File | 3.24 KB | 0644 |
|
dsp.h | File | 1.91 KB | 0644 |
|
edac.h | File | 819 B | 0644 |
|
elf.h | File | 15.04 KB | 0644 |
|
errno.h | File | 429 B | 0644 |
|
eva.h | File | 796 B | 0644 |
|
exec.h | File | 579 B | 0644 |
|
extable.h | File | 241 B | 0644 |
|
fb.h | File | 372 B | 0644 |
|
fixmap.h | File | 2.29 KB | 0644 |
|
floppy.h | File | 1.57 KB | 0644 |
|
fpregdef.h | File | 2.66 KB | 0644 |
|
fpu.h | File | 5.21 KB | 0644 |
|
fpu_emulator.h | File | 5.74 KB | 0644 |
|
ftrace.h | File | 2.11 KB | 0644 |
|
futex.h | File | 4.87 KB | 0644 |
|
gio_device.h | File | 1.5 KB | 0644 |
|
gt64120.h | File | 19.37 KB | 0644 |
|
hardirq.h | File | 544 B | 0644 |
|
hazards.h | File | 8.36 KB | 0644 |
|
highmem.h | File | 1.72 KB | 0644 |
|
hpet.h | File | 1.93 KB | 0644 |
|
hugetlb.h | File | 2.76 KB | 0644 |
|
hw_irq.h | File | 475 B | 0644 |
|
i8259.h | File | 2.52 KB | 0644 |
|
ide.h | File | 330 B | 0644 |
|
idle.h | File | 689 B | 0644 |
|
inst.h | File | 2.34 KB | 0644 |
|
io.h | File | 18.44 KB | 0644 |
|
irq.h | File | 2.26 KB | 0644 |
|
irq_cpu.h | File | 708 B | 0644 |
|
irq_gt641xx.h | File | 2.69 KB | 0644 |
|
irq_regs.h | File | 744 B | 0644 |
|
irqflags.h | File | 4.04 KB | 0644 |
|
isa-rev.h | File | 556 B | 0644 |
|
isadep.h | File | 603 B | 0644 |
|
jazz.h | File | 8 KB | 0644 |
|
jazzdma.h | File | 2.97 KB | 0644 |
|
jump_label.h | File | 1.4 KB | 0644 |
|
kdebug.h | File | 303 B | 0644 |
|
kexec.h | File | 1.53 KB | 0644 |
|
kgdb.h | File | 1.19 KB | 0644 |
|
kmap_types.h | File | 221 B | 0644 |
|
kprobes.h | File | 2.68 KB | 0644 |
|
kvm_host.h | File | 37.88 KB | 0644 |
|
kvm_para.h | File | 2.09 KB | 0644 |
|
linkage.h | File | 306 B | 0644 |
|
llsc.h | File | 623 B | 0644 |
|
local.h | File | 4.99 KB | 0644 |
|
m48t37.h | File | 732 B | 0644 |
|
maar.h | File | 4.04 KB | 0644 |
|
machine.h | File | 2.93 KB | 0644 |
|
mc146818-time.h | File | 3.69 KB | 0644 |
|
mc146818rtc.h | File | 450 B | 0644 |
|
mips-cm.h | File | 15.86 KB | 0644 |
|
mips-cpc.h | File | 5.83 KB | 0644 |
|
mips-cps.h | File | 6.55 KB | 0644 |
|
mips-gic.h | File | 12.3 KB | 0644 |
|
mips-r2-to-r6-emul.h | File | 2.05 KB | 0644 |
|
mips_machine.h | File | 1.32 KB | 0644 |
|
mips_mt.h | File | 707 B | 0644 |
|
mipsmtregs.h | File | 10.9 KB | 0644 |
|
mipsprom.h | File | 2.1 KB | 0644 |
|
mipsregs.h | File | 88.1 KB | 0644 |
|
mmu.h | File | 550 B | 0644 |
|
mmu_context.h | File | 5.41 KB | 0644 |
|
mmzone.h | File | 561 B | 0644 |
|
module.h | File | 4.45 KB | 0644 |
|
msa.h | File | 8.01 KB | 0644 |
|
msc01_ic.h | File | 6.55 KB | 0644 |
|
nile4.h | File | 10.33 KB | 0644 |
|
paccess.h | File | 3.07 KB | 0644 |
|
page.h | File | 7.19 KB | 0644 |
|
pci.h | File | 4.08 KB | 0644 |
|
perf_event.h | File | 482 B | 0644 |
|
pgalloc.h | File | 3.21 KB | 0644 |
|
pgtable-32.h | File | 7.31 KB | 0644 |
|
pgtable-64.h | File | 10.87 KB | 0644 |
|
pgtable-bits.h | File | 7.36 KB | 0644 |
|
pgtable.h | File | 17.34 KB | 0644 |
|
pm-cps.h | File | 1.68 KB | 0644 |
|
pm.h | File | 3.99 KB | 0644 |
|
pmon.h | File | 1.64 KB | 0644 |
|
prefetch.h | File | 2.1 KB | 0644 |
|
processor.h | File | 11.71 KB | 0644 |
|
prom.h | File | 845 B | 0644 |
|
ptrace.h | File | 5.55 KB | 0644 |
|
r4k-timer.h | File | 604 B | 0644 |
|
r4kcache.h | File | 26.34 KB | 0644 |
|
reboot.h | File | 440 B | 0644 |
|
reg.h | File | 26 B | 0644 |
|
regdef.h | File | 2.63 KB | 0644 |
|
rtlx.h | File | 2.1 KB | 0644 |
|
seccomp.h | File | 800 B | 0644 |
|
serial.h | File | 607 B | 0644 |
|
setup.h | File | 884 B | 0644 |
|
sgialib.h | File | 2.45 KB | 0644 |
|
sgiarcs.h | File | 15.32 KB | 0644 |
|
shmparam.h | File | 352 B | 0644 |
|
sigcontext.h | File | 1.04 KB | 0644 |
|
signal.h | File | 1.02 KB | 0644 |
|
sim.h | File | 2.32 KB | 0644 |
|
smp-cps.h | File | 1.18 KB | 0644 |
|
smp-ops.h | File | 2.33 KB | 0644 |
|
smp.h | File | 3.31 KB | 0644 |
|
sni.h | File | 7.27 KB | 0644 |
|
socket.h | File | 1.34 KB | 0644 |
|
sparsemem.h | File | 486 B | 0644 |
|
spinlock.h | File | 459 B | 0644 |
|
spinlock_types.h | File | 188 B | 0644 |
|
spram.h | File | 262 B | 0644 |
|
stackframe.h | File | 10.82 KB | 0644 |
|
stackprotector.h | File | 1.15 KB | 0644 |
|
stacktrace.h | File | 2.15 KB | 0644 |
|
string.h | File | 2.94 KB | 0644 |
|
switch_to.h | File | 4.19 KB | 0644 |
|
syscall.h | File | 3.57 KB | 0644 |
|
termios.h | File | 2.89 KB | 0644 |
|
thread_info.h | File | 6.63 KB | 0644 |
|
time.h | File | 2.13 KB | 0644 |
|
timex.h | File | 2.87 KB | 0644 |
|
tlb.h | File | 1.09 KB | 0644 |
|
tlbdebug.h | File | 403 B | 0644 |
|
tlbex.h | File | 788 B | 0644 |
|
tlbflush.h | File | 1.67 KB | 0644 |
|
tlbmisc.h | File | 320 B | 0644 |
|
topology.h | File | 619 B | 0644 |
|
traps.h | File | 1.25 KB | 0644 |
|
txx9irq.h | File | 743 B | 0644 |
|
txx9pio.h | File | 592 B | 0644 |
|
txx9tmr.h | File | 1.59 KB | 0644 |
|
types.h | File | 487 B | 0644 |
|
uaccess.h | File | 22.2 KB | 0644 |
|
uasm.h | File | 9.18 KB | 0644 |
|
unistd.h | File | 1.9 KB | 0644 |
|
uprobes.h | File | 1.11 KB | 0644 |
|
vdso.h | File | 3.72 KB | 0644 |
|
vga.h | File | 1.26 KB | 0644 |
|
vpe.h | File | 2.7 KB | 0644 |
|
war.h | File | 7.48 KB | 0644 |
|
watch.h | File | 827 B | 0644 |
|
wbflush.h | File | 694 B | 0644 |
|
yamon-dt.h | File | 1.88 KB | 0644 |
|