404

[ Avaa Bypassed ]




Upload:

Command:

botdev@3.145.11.190: ~ $
/* MN10300 bit operations
 *
 * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
 * Written by David Howells (dhowells@redhat.com)
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public Licence
 * as published by the Free Software Foundation; either version
 * 2 of the Licence, or (at your option) any later version.
 *
 * These have to be done with inline assembly: that way the bit-setting
 * is guaranteed to be atomic. All bit operations return 0 if the bit
 * was cleared before the operation and != 0 if it was not.
 *
 * bit 0 is the LSB of addr; bit 32 is the LSB of (addr+1).
 */
#ifndef __ASM_BITOPS_H
#define __ASM_BITOPS_H

#include <asm/cpu-regs.h>
#include <asm/barrier.h>

/*
 * set bit
 */
#define __set_bit(nr, addr)					\
({								\
	volatile unsigned char *_a = (unsigned char *)(addr);	\
	const unsigned shift = (nr) & 7;			\
	_a += (nr) >> 3;					\
								\
	asm volatile("bset %2,(%1) # set_bit reg"		\
		     : "=m"(*_a)				\
		     : "a"(_a), "d"(1 << shift),  "m"(*_a)	\
		     : "memory", "cc");				\
})

#define set_bit(nr, addr) __set_bit((nr), (addr))

/*
 * clear bit
 */
#define ___clear_bit(nr, addr)					\
({								\
	volatile unsigned char *_a = (unsigned char *)(addr);	\
	const unsigned shift = (nr) & 7;			\
	_a += (nr) >> 3;					\
								\
	asm volatile("bclr %2,(%1) # clear_bit reg"		\
		     : "=m"(*_a)				\
		     : "a"(_a), "d"(1 << shift), "m"(*_a)	\
		     : "memory", "cc");				\
})

#define clear_bit(nr, addr) ___clear_bit((nr), (addr))


static inline void __clear_bit(unsigned long nr, volatile void *addr)
{
	unsigned int *a = (unsigned int *) addr;
	int mask;

	a += nr >> 5;
	mask = 1 << (nr & 0x1f);
	*a &= ~mask;
}

/*
 * test bit
 */
static inline int test_bit(unsigned long nr, const volatile void *addr)
{
	return 1UL & (((const volatile unsigned int *) addr)[nr >> 5] >> (nr & 31));
}

/*
 * change bit
 */
static inline void __change_bit(unsigned long nr, volatile void *addr)
{
	int	mask;
	unsigned int *a = (unsigned int *) addr;

	a += nr >> 5;
	mask = 1 << (nr & 0x1f);
	*a ^= mask;
}

extern void change_bit(unsigned long nr, volatile void *addr);

/*
 * test and set bit
 */
#define __test_and_set_bit(nr,addr)				\
({								\
	volatile unsigned char *_a = (unsigned char *)(addr);	\
	const unsigned shift = (nr) & 7;			\
	unsigned epsw;						\
	_a += (nr) >> 3;					\
								\
	asm volatile("bset %3,(%2) # test_set_bit reg\n"	\
		     "mov epsw,%1"				\
		     : "=m"(*_a), "=d"(epsw)			\
		     : "a"(_a), "d"(1 << shift), "m"(*_a)	\
		     : "memory", "cc");				\
								\
	!(epsw & EPSW_FLAG_Z);					\
})

#define test_and_set_bit(nr, addr) __test_and_set_bit((nr), (addr))

/*
 * test and clear bit
 */
#define __test_and_clear_bit(nr, addr)				\
({								\
        volatile unsigned char *_a = (unsigned char *)(addr);	\
	const unsigned shift = (nr) & 7;			\
	unsigned epsw;						\
	_a += (nr) >> 3;					\
								\
	asm volatile("bclr %3,(%2) # test_clear_bit reg\n"	\
		     "mov epsw,%1"				\
		     : "=m"(*_a), "=d"(epsw)			\
		     : "a"(_a), "d"(1 << shift), "m"(*_a)	\
		     : "memory", "cc");				\
								\
	!(epsw & EPSW_FLAG_Z);					\
})

#define test_and_clear_bit(nr, addr) __test_and_clear_bit((nr), (addr))

/*
 * test and change bit
 */
static inline int __test_and_change_bit(unsigned long nr, volatile void *addr)
{
	int	mask, retval;
	unsigned int *a = (unsigned int *)addr;

	a += nr >> 5;
	mask = 1 << (nr & 0x1f);
	retval = (mask & *a) != 0;
	*a ^= mask;

	return retval;
}

extern int test_and_change_bit(unsigned long nr, volatile void *addr);

#include <asm-generic/bitops/lock.h>

#ifdef __KERNEL__

/**
 * __ffs - find first bit set
 * @x: the word to search
 *
 * - return 31..0 to indicate bit 31..0 most least significant bit set
 * - if no bits are set in x, the result is undefined
 */
static inline __attribute__((const))
unsigned long __ffs(unsigned long x)
{
	int bit;
	asm("bsch %2,%0" : "=r"(bit) : "0"(0), "r"(x & -x) : "cc");
	return bit;
}

/*
 * special slimline version of fls() for calculating ilog2_u32()
 * - note: no protection against n == 0
 */
static inline __attribute__((const))
int __ilog2_u32(u32 n)
{
	int bit;
	asm("bsch %2,%0" : "=r"(bit) : "0"(0), "r"(n) : "cc");
	return bit;
}

/**
 * fls - find last bit set
 * @x: the word to search
 *
 * This is defined the same way as ffs:
 * - return 32..1 to indicate bit 31..0 most significant bit set
 * - return 0 to indicate no bits set
 */
static inline __attribute__((const))
int fls(int x)
{
	return (x != 0) ? __ilog2_u32(x) + 1 : 0;
}

/**
 * __fls - find last (most-significant) set bit in a long word
 * @word: the word to search
 *
 * Undefined if no set bit exists, so code should check against 0 first.
 */
static inline unsigned long __fls(unsigned long word)
{
	return __ilog2_u32(word);
}

/**
 * ffs - find first bit set
 * @x: the word to search
 *
 * - return 32..1 to indicate bit 31..0 most least significant bit set
 * - return 0 to indicate no bits set
 */
static inline __attribute__((const))
int ffs(int x)
{
	/* Note: (x & -x) gives us a mask that is the least significant
	 * (rightmost) 1-bit of the value in x.
	 */
	return fls(x & -x);
}

#include <asm-generic/bitops/ffz.h>
#include <asm-generic/bitops/fls64.h>
#include <asm-generic/bitops/find.h>
#include <asm-generic/bitops/sched.h>
#include <asm-generic/bitops/hweight.h>
#include <asm-generic/bitops/ext2-atomic-setbit.h>
#include <asm-generic/bitops/le.h>

#endif /* __KERNEL__ */
#endif /* __ASM_BITOPS_H */

Filemanager

Name Type Size Permission Actions
Kbuild File 314 B 0644
asm-offsets.h File 35 B 0644
atomic.h File 4.02 KB 0644
bitops.h File 5.42 KB 0644
bug.h File 864 B 0644
bugs.h File 561 B 0644
busctl-regs.h File 7.8 KB 0644
cache.h File 2.06 KB 0644
cacheflush.h File 7.6 KB 0644
checksum.h File 2.09 KB 0644
cmpxchg.h File 2.65 KB 0644
cpu-regs.h File 16.61 KB 0644
current.h File 922 B 0644
debugger.h File 1.2 KB 0644
delay.h File 597 B 0644
div64.h File 3.21 KB 0644
dma-mapping.h File 636 B 0644
dma.h File 3.09 KB 0644
dmactl-regs.h File 532 B 0644
elf.h File 4.49 KB 0644
emergency-restart.h File 43 B 0644
exceptions.h File 4.74 KB 0644
fpu.h File 3.57 KB 0644
frame.inc File 2.37 KB 0644
ftrace.h File 12 B 0644
futex.h File 31 B 0644
gdb-stub.h File 5.42 KB 0644
hardirq.h File 1.68 KB 0644
highmem.h File 3.01 KB 0644
hw_irq.h File 483 B 0644
intctl-regs.h File 2.26 KB 0644
io.h File 7.67 KB 0644
irq.h File 1.11 KB 0644
irq_regs.h File 751 B 0644
irqflags.h File 4.05 KB 0644
kdebug.h File 561 B 0644
kgdb.h File 1.7 KB 0644
kmap_types.h File 160 B 0644
kprobes.h File 1.59 KB 0644
linkage.h File 593 B 0644
local.h File 31 B 0644
local64.h File 33 B 0644
mc146818rtc.h File 26 B 0644
mmu.h File 434 B 0644
mmu_context.h File 4.44 KB 0644
module.h File 677 B 0644
nmi.h File 500 B 0644
page.h File 3.63 KB 0644
page_offset.h File 302 B 0644
pci.h File 2.17 KB 0644
percpu.h File 32 B 0644
pgalloc.h File 1.49 KB 0644
pgtable.h File 15.68 KB 0644
pio-regs.h File 7.53 KB 0644
processor.h File 4.12 KB 0644
ptrace.h File 805 B 0644
reset-regs.h File 1.8 KB 0644
rtc-regs.h File 3.57 KB 0644
rtc.h File 692 B 0644
rwlock.h File 2.98 KB 0644
serial-regs.h File 8.85 KB 0644
serial.h File 1.02 KB 0644
setup.h File 574 B 0644
shmparam.h File 182 B 0644
signal.h File 888 B 0644
smp.h File 3.06 KB 0644
smsc911x.h File 27 B 0644
spinlock.h File 3.84 KB 0644
spinlock_types.h File 445 B 0644
string.h File 1.03 KB 0644
switch_to.h File 1.49 KB 0644
syscall.h File 2.38 KB 0644
termios.h File 387 B 0644
thread_info.h File 4.36 KB 0644
timer-regs.h File 20.72 KB 0644
timex.h File 843 B 0644
tlb.h File 941 B 0644
tlbflush.h File 3.45 KB 0644
topology.h File 34 B 0644
types.h File 620 B 0644
uaccess.h File 7.78 KB 0644
ucontext.h File 673 B 0644
unaligned.h File 678 B 0644
unistd.h File 1.34 KB 0644
user.h File 1.91 KB 0644
vga.h File 471 B 0644
xor.h File 29 B 0644