404

[ Avaa Bypassed ]




Upload:

Command:

botdev@18.224.32.173: ~ $
/* MN10300 Cache flushing
 *
 * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.
 * Written by David Howells (dhowells@redhat.com)
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public Licence
 * as published by the Free Software Foundation; either version
 * 2 of the Licence, or (at your option) any later version.
 */
#ifndef _ASM_CACHEFLUSH_H
#define _ASM_CACHEFLUSH_H

#ifndef __ASSEMBLY__

/* Keep includes the same across arches.  */
#include <linux/mm.h>

/*
 * Primitive routines
 */
#ifdef CONFIG_MN10300_CACHE_ENABLED
extern void mn10300_local_icache_inv(void);
extern void mn10300_local_icache_inv_page(unsigned long start);
extern void mn10300_local_icache_inv_range(unsigned long start, unsigned long end);
extern void mn10300_local_icache_inv_range2(unsigned long start, unsigned long size);
extern void mn10300_local_dcache_inv(void);
extern void mn10300_local_dcache_inv_page(unsigned long start);
extern void mn10300_local_dcache_inv_range(unsigned long start, unsigned long end);
extern void mn10300_local_dcache_inv_range2(unsigned long start, unsigned long size);
extern void mn10300_icache_inv(void);
extern void mn10300_icache_inv_page(unsigned long start);
extern void mn10300_icache_inv_range(unsigned long start, unsigned long end);
extern void mn10300_icache_inv_range2(unsigned long start, unsigned long size);
extern void mn10300_dcache_inv(void);
extern void mn10300_dcache_inv_page(unsigned long start);
extern void mn10300_dcache_inv_range(unsigned long start, unsigned long end);
extern void mn10300_dcache_inv_range2(unsigned long start, unsigned long size);
#ifdef CONFIG_MN10300_CACHE_WBACK
extern void mn10300_local_dcache_flush(void);
extern void mn10300_local_dcache_flush_page(unsigned long start);
extern void mn10300_local_dcache_flush_range(unsigned long start, unsigned long end);
extern void mn10300_local_dcache_flush_range2(unsigned long start, unsigned long size);
extern void mn10300_local_dcache_flush_inv(void);
extern void mn10300_local_dcache_flush_inv_page(unsigned long start);
extern void mn10300_local_dcache_flush_inv_range(unsigned long start, unsigned long end);
extern void mn10300_local_dcache_flush_inv_range2(unsigned long start, unsigned long size);
extern void mn10300_dcache_flush(void);
extern void mn10300_dcache_flush_page(unsigned long start);
extern void mn10300_dcache_flush_range(unsigned long start, unsigned long end);
extern void mn10300_dcache_flush_range2(unsigned long start, unsigned long size);
extern void mn10300_dcache_flush_inv(void);
extern void mn10300_dcache_flush_inv_page(unsigned long start);
extern void mn10300_dcache_flush_inv_range(unsigned long start, unsigned long end);
extern void mn10300_dcache_flush_inv_range2(unsigned long start, unsigned long size);
#else
#define mn10300_local_dcache_flush()			do {} while (0)
#define mn10300_local_dcache_flush_page(start)		do {} while (0)
#define mn10300_local_dcache_flush_range(start, end)	do {} while (0)
#define mn10300_local_dcache_flush_range2(start, size)	do {} while (0)
#define mn10300_local_dcache_flush_inv() \
		mn10300_local_dcache_inv()
#define mn10300_local_dcache_flush_inv_page(start) \
		mn10300_local_dcache_inv_page(start)
#define mn10300_local_dcache_flush_inv_range(start, end) \
		mn10300_local_dcache_inv_range(start, end)
#define mn10300_local_dcache_flush_inv_range2(start, size) \
		mn10300_local_dcache_inv_range2(start, size)
#define mn10300_dcache_flush()				do {} while (0)
#define mn10300_dcache_flush_page(start)		do {} while (0)
#define mn10300_dcache_flush_range(start, end)		do {} while (0)
#define mn10300_dcache_flush_range2(start, size)	do {} while (0)
#define mn10300_dcache_flush_inv()			mn10300_dcache_inv()
#define mn10300_dcache_flush_inv_page(start) \
	mn10300_dcache_inv_page((start))
#define mn10300_dcache_flush_inv_range(start, end) \
	mn10300_dcache_inv_range((start), (end))
#define mn10300_dcache_flush_inv_range2(start, size) \
	mn10300_dcache_inv_range2((start), (size))
#endif /* CONFIG_MN10300_CACHE_WBACK */
#else
#define mn10300_local_icache_inv()			do {} while (0)
#define mn10300_local_icache_inv_page(start)		do {} while (0)
#define mn10300_local_icache_inv_range(start, end)	do {} while (0)
#define mn10300_local_icache_inv_range2(start, size)	do {} while (0)
#define mn10300_local_dcache_inv()			do {} while (0)
#define mn10300_local_dcache_inv_page(start)		do {} while (0)
#define mn10300_local_dcache_inv_range(start, end)	do {} while (0)
#define mn10300_local_dcache_inv_range2(start, size)	do {} while (0)
#define mn10300_local_dcache_flush()			do {} while (0)
#define mn10300_local_dcache_flush_inv_page(start)	do {} while (0)
#define mn10300_local_dcache_flush_inv()		do {} while (0)
#define mn10300_local_dcache_flush_inv_range(start, end)do {} while (0)
#define mn10300_local_dcache_flush_inv_range2(start, size) do {} while (0)
#define mn10300_local_dcache_flush_page(start)		do {} while (0)
#define mn10300_local_dcache_flush_range(start, end)	do {} while (0)
#define mn10300_local_dcache_flush_range2(start, size)	do {} while (0)
#define mn10300_icache_inv()				do {} while (0)
#define mn10300_icache_inv_page(start)			do {} while (0)
#define mn10300_icache_inv_range(start, end)		do {} while (0)
#define mn10300_icache_inv_range2(start, size)		do {} while (0)
#define mn10300_dcache_inv()				do {} while (0)
#define mn10300_dcache_inv_page(start)			do {} while (0)
#define mn10300_dcache_inv_range(start, end)		do {} while (0)
#define mn10300_dcache_inv_range2(start, size)		do {} while (0)
#define mn10300_dcache_flush()				do {} while (0)
#define mn10300_dcache_flush_inv_page(start)		do {} while (0)
#define mn10300_dcache_flush_inv()			do {} while (0)
#define mn10300_dcache_flush_inv_range(start, end)	do {} while (0)
#define mn10300_dcache_flush_inv_range2(start, size)	do {} while (0)
#define mn10300_dcache_flush_page(start)		do {} while (0)
#define mn10300_dcache_flush_range(start, end)		do {} while (0)
#define mn10300_dcache_flush_range2(start, size)	do {} while (0)
#endif /* CONFIG_MN10300_CACHE_ENABLED */

/*
 * Virtually-indexed cache management (our cache is physically indexed)
 */
#define flush_cache_all()			do {} while (0)
#define flush_cache_mm(mm)			do {} while (0)
#define flush_cache_dup_mm(mm)			do {} while (0)
#define flush_cache_range(mm, start, end)	do {} while (0)
#define flush_cache_page(vma, vmaddr, pfn)	do {} while (0)
#define flush_cache_vmap(start, end)		do {} while (0)
#define flush_cache_vunmap(start, end)		do {} while (0)
#define ARCH_IMPLEMENTS_FLUSH_DCACHE_PAGE 0
#define flush_dcache_page(page)			do {} while (0)
#define flush_dcache_mmap_lock(mapping)		do {} while (0)
#define flush_dcache_mmap_unlock(mapping)	do {} while (0)

/*
 * Physically-indexed cache management
 */
#if defined(CONFIG_MN10300_CACHE_FLUSH_ICACHE)
extern void flush_icache_page(struct vm_area_struct *vma, struct page *page);
extern void flush_icache_range(unsigned long start, unsigned long end);
#elif defined(CONFIG_MN10300_CACHE_INV_ICACHE)
static inline void flush_icache_page(struct vm_area_struct *vma,
				     struct page *page)
{
	mn10300_icache_inv_page(page_to_phys(page));
}
extern void flush_icache_range(unsigned long start, unsigned long end);
#else
#define flush_icache_range(start, end)		do {} while (0)
#define flush_icache_page(vma, pg)		do {} while (0)
#endif


#define flush_icache_user_range(vma, pg, adr, len) \
	flush_icache_range(adr, adr + len)

#define copy_to_user_page(vma, page, vaddr, dst, src, len) \
	do {					\
		memcpy(dst, src, len);		\
		flush_icache_page(vma, page);	\
	} while (0)

#define copy_from_user_page(vma, page, vaddr, dst, src, len) \
	memcpy(dst, src, len)

#endif /* __ASSEMBLY__ */

#endif /* _ASM_CACHEFLUSH_H */

Filemanager

Name Type Size Permission Actions
Kbuild File 314 B 0644
asm-offsets.h File 35 B 0644
atomic.h File 4.02 KB 0644
bitops.h File 5.42 KB 0644
bug.h File 864 B 0644
bugs.h File 561 B 0644
busctl-regs.h File 7.8 KB 0644
cache.h File 2.06 KB 0644
cacheflush.h File 7.6 KB 0644
checksum.h File 2.09 KB 0644
cmpxchg.h File 2.65 KB 0644
cpu-regs.h File 16.61 KB 0644
current.h File 922 B 0644
debugger.h File 1.2 KB 0644
delay.h File 597 B 0644
div64.h File 3.21 KB 0644
dma-mapping.h File 636 B 0644
dma.h File 3.09 KB 0644
dmactl-regs.h File 532 B 0644
elf.h File 4.49 KB 0644
emergency-restart.h File 43 B 0644
exceptions.h File 4.74 KB 0644
fpu.h File 3.57 KB 0644
frame.inc File 2.37 KB 0644
ftrace.h File 12 B 0644
futex.h File 31 B 0644
gdb-stub.h File 5.42 KB 0644
hardirq.h File 1.68 KB 0644
highmem.h File 3.01 KB 0644
hw_irq.h File 483 B 0644
intctl-regs.h File 2.26 KB 0644
io.h File 7.67 KB 0644
irq.h File 1.11 KB 0644
irq_regs.h File 751 B 0644
irqflags.h File 4.05 KB 0644
kdebug.h File 561 B 0644
kgdb.h File 1.7 KB 0644
kmap_types.h File 160 B 0644
kprobes.h File 1.59 KB 0644
linkage.h File 593 B 0644
local.h File 31 B 0644
local64.h File 33 B 0644
mc146818rtc.h File 26 B 0644
mmu.h File 434 B 0644
mmu_context.h File 4.44 KB 0644
module.h File 677 B 0644
nmi.h File 500 B 0644
page.h File 3.63 KB 0644
page_offset.h File 302 B 0644
pci.h File 2.17 KB 0644
percpu.h File 32 B 0644
pgalloc.h File 1.49 KB 0644
pgtable.h File 15.68 KB 0644
pio-regs.h File 7.53 KB 0644
processor.h File 4.12 KB 0644
ptrace.h File 805 B 0644
reset-regs.h File 1.8 KB 0644
rtc-regs.h File 3.57 KB 0644
rtc.h File 692 B 0644
rwlock.h File 2.98 KB 0644
serial-regs.h File 8.85 KB 0644
serial.h File 1.02 KB 0644
setup.h File 574 B 0644
shmparam.h File 182 B 0644
signal.h File 888 B 0644
smp.h File 3.06 KB 0644
smsc911x.h File 27 B 0644
spinlock.h File 3.84 KB 0644
spinlock_types.h File 445 B 0644
string.h File 1.03 KB 0644
switch_to.h File 1.49 KB 0644
syscall.h File 2.38 KB 0644
termios.h File 387 B 0644
thread_info.h File 4.36 KB 0644
timer-regs.h File 20.72 KB 0644
timex.h File 843 B 0644
tlb.h File 941 B 0644
tlbflush.h File 3.45 KB 0644
topology.h File 34 B 0644
types.h File 620 B 0644
uaccess.h File 7.78 KB 0644
ucontext.h File 673 B 0644
unaligned.h File 678 B 0644
unistd.h File 1.34 KB 0644
user.h File 1.91 KB 0644
vga.h File 471 B 0644
xor.h File 29 B 0644