/* MN10300 on-board serial port module registers * * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved. * Written by David Howells (dhowells@redhat.com) * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public Licence * as published by the Free Software Foundation; either version * 2 of the Licence, or (at your option) any later version. */ #ifndef _ASM_SERIAL_REGS_H #define _ASM_SERIAL_REGS_H #include <asm/cpu-regs.h> #include <asm/intctl-regs.h> #ifdef __KERNEL__ /* serial port 0 */ #define SC0CTR __SYSREG(0xd4002000, u16) /* control reg */ #define SC01CTR_CK 0x0007 /* clock source select */ #define SC01CTR_CK_IOCLK_8 0x0001 /* - 1/8 IOCLK */ #define SC01CTR_CK_IOCLK_32 0x0002 /* - 1/32 IOCLK */ #define SC01CTR_CK_EXTERN_8 0x0006 /* - 1/8 external closk */ #define SC01CTR_CK_EXTERN 0x0007 /* - external closk */ #if defined(CONFIG_AM33_2) || defined(CONFIG_AM33_3) #define SC0CTR_CK_TM8UFLOW_8 0x0000 /* - 1/8 timer 8 underflow (serial port 0 only) */ #define SC0CTR_CK_TM2UFLOW_2 0x0003 /* - 1/2 timer 2 underflow (serial port 0 only) */ #define SC0CTR_CK_TM0UFLOW_8 0x0004 /* - 1/8 timer 0 underflow (serial port 0 only) */ #define SC0CTR_CK_TM2UFLOW_8 0x0005 /* - 1/8 timer 2 underflow (serial port 0 only) */ #define SC1CTR_CK_TM9UFLOW_8 0x0000 /* - 1/8 timer 9 underflow (serial port 1 only) */ #define SC1CTR_CK_TM3UFLOW_2 0x0003 /* - 1/2 timer 3 underflow (serial port 1 only) */ #define SC1CTR_CK_TM1UFLOW_8 0x0004 /* - 1/8 timer 1 underflow (serial port 1 only) */ #define SC1CTR_CK_TM3UFLOW_8 0x0005 /* - 1/8 timer 3 underflow (serial port 1 only) */ #else /* CONFIG_AM33_2 || CONFIG_AM33_3 */ #define SC0CTR_CK_TM8UFLOW_8 0x0000 /* - 1/8 timer 8 underflow (serial port 0 only) */ #define SC0CTR_CK_TM0UFLOW_8 0x0004 /* - 1/8 timer 0 underflow (serial port 0 only) */ #define SC0CTR_CK_TM2UFLOW_8 0x0005 /* - 1/8 timer 2 underflow (serial port 0 only) */ #define SC1CTR_CK_TM12UFLOW_8 0x0000 /* - 1/8 timer 12 underflow (serial port 1 only) */ #endif /* CONFIG_AM33_2 || CONFIG_AM33_3 */ #define SC01CTR_STB 0x0008 /* stop bit select */ #define SC01CTR_STB_1BIT 0x0000 /* - 1 stop bit */ #define SC01CTR_STB_2BIT 0x0008 /* - 2 stop bits */ #define SC01CTR_PB 0x0070 /* parity bit select */ #define SC01CTR_PB_NONE 0x0000 /* - no parity */ #define SC01CTR_PB_FIXED0 0x0040 /* - fixed at 0 */ #define SC01CTR_PB_FIXED1 0x0050 /* - fixed at 1 */ #define SC01CTR_PB_EVEN 0x0060 /* - even parity */ #define SC01CTR_PB_ODD 0x0070 /* - odd parity */ #define SC01CTR_CLN 0x0080 /* character length */ #define SC01CTR_CLN_7BIT 0x0000 /* - 7 bit chars */ #define SC01CTR_CLN_8BIT 0x0080 /* - 8 bit chars */ #define SC01CTR_TOE 0x0100 /* T input output enable */ #define SC01CTR_OD 0x0200 /* bit order select */ #define SC01CTR_OD_LSBFIRST 0x0000 /* - LSB first */ #define SC01CTR_OD_MSBFIRST 0x0200 /* - MSB first */ #define SC01CTR_MD 0x0c00 /* mode select */ #define SC01CTR_MD_STST_SYNC 0x0000 /* - start-stop synchronous */ #define SC01CTR_MD_CLOCK_SYNC1 0x0400 /* - clock synchronous 1 */ #define SC01CTR_MD_I2C 0x0800 /* - I2C mode */ #define SC01CTR_MD_CLOCK_SYNC2 0x0c00 /* - clock synchronous 2 */ #define SC01CTR_IIC 0x1000 /* I2C mode select */ #define SC01CTR_BKE 0x2000 /* break transmit enable */ #define SC01CTR_RXE 0x4000 /* receive enable */ #define SC01CTR_TXE 0x8000 /* transmit enable */ #define SC0ICR __SYSREG(0xd4002004, u8) /* interrupt control reg */ #define SC01ICR_DMD 0x80 /* output data mode */ #define SC01ICR_TD 0x20 /* transmit DMA trigger cause */ #define SC01ICR_TI 0x10 /* transmit interrupt cause */ #define SC01ICR_RES 0x04 /* receive error select */ #define SC01ICR_RI 0x01 /* receive interrupt cause */ #define SC0TXB __SYSREG(0xd4002008, u8) /* transmit buffer reg */ #define SC0RXB __SYSREG(0xd4002009, u8) /* receive buffer reg */ #define SC0STR __SYSREG(0xd400200c, u16) /* status reg */ #define SC01STR_OEF 0x0001 /* overrun error found */ #define SC01STR_PEF 0x0002 /* parity error found */ #define SC01STR_FEF 0x0004 /* framing error found */ #define SC01STR_RBF 0x0010 /* receive buffer status */ #define SC01STR_TBF 0x0020 /* transmit buffer status */ #define SC01STR_RXF 0x0040 /* receive status */ #define SC01STR_TXF 0x0080 /* transmit status */ #define SC01STR_STF 0x0100 /* I2C start sequence found */ #define SC01STR_SPF 0x0200 /* I2C stop sequence found */ #define SC0RXIRQ 20 /* timer 0 Receive IRQ */ #define SC0TXIRQ 21 /* timer 0 Transmit IRQ */ #define SC0RXICR GxICR(SC0RXIRQ) /* serial 0 receive intr ctrl reg */ #define SC0TXICR GxICR(SC0TXIRQ) /* serial 0 transmit intr ctrl reg */ /* serial port 1 */ #define SC1CTR __SYSREG(0xd4002010, u16) /* serial port 1 control */ #define SC1ICR __SYSREG(0xd4002014, u8) /* interrupt control reg */ #define SC1TXB __SYSREG(0xd4002018, u8) /* transmit buffer reg */ #define SC1RXB __SYSREG(0xd4002019, u8) /* receive buffer reg */ #define SC1STR __SYSREG(0xd400201c, u16) /* status reg */ #define SC1RXIRQ 22 /* timer 1 Receive IRQ */ #define SC1TXIRQ 23 /* timer 1 Transmit IRQ */ #define SC1RXICR GxICR(SC1RXIRQ) /* serial 1 receive intr ctrl reg */ #define SC1TXICR GxICR(SC1TXIRQ) /* serial 1 transmit intr ctrl reg */ /* serial port 2 */ #define SC2CTR __SYSREG(0xd4002020, u16) /* control reg */ #ifdef CONFIG_AM33_2 #define SC2CTR_CK 0x0003 /* clock source select */ #define SC2CTR_CK_TM10UFLOW 0x0000 /* - timer 10 underflow */ #define SC2CTR_CK_TM2UFLOW 0x0001 /* - timer 2 underflow */ #define SC2CTR_CK_EXTERN 0x0002 /* - external closk */ #define SC2CTR_CK_TM3UFLOW 0x0003 /* - timer 3 underflow */ #else /* CONFIG_AM33_2 */ #define SC2CTR_CK 0x0007 /* clock source select */ #define SC2CTR_CK_TM9UFLOW_8 0x0000 /* - 1/8 timer 9 underflow */ #define SC2CTR_CK_IOCLK_8 0x0001 /* - 1/8 IOCLK */ #define SC2CTR_CK_IOCLK_32 0x0002 /* - 1/32 IOCLK */ #define SC2CTR_CK_TM3UFLOW_2 0x0003 /* - 1/2 timer 3 underflow */ #define SC2CTR_CK_TM1UFLOW_8 0x0004 /* - 1/8 timer 1 underflow */ #define SC2CTR_CK_TM3UFLOW_8 0x0005 /* - 1/8 timer 3 underflow */ #define SC2CTR_CK_EXTERN_8 0x0006 /* - 1/8 external closk */ #define SC2CTR_CK_EXTERN 0x0007 /* - external closk */ #endif /* CONFIG_AM33_2 */ #define SC2CTR_STB 0x0008 /* stop bit select */ #define SC2CTR_STB_1BIT 0x0000 /* - 1 stop bit */ #define SC2CTR_STB_2BIT 0x0008 /* - 2 stop bits */ #define SC2CTR_PB 0x0070 /* parity bit select */ #define SC2CTR_PB_NONE 0x0000 /* - no parity */ #define SC2CTR_PB_FIXED0 0x0040 /* - fixed at 0 */ #define SC2CTR_PB_FIXED1 0x0050 /* - fixed at 1 */ #define SC2CTR_PB_EVEN 0x0060 /* - even parity */ #define SC2CTR_PB_ODD 0x0070 /* - odd parity */ #define SC2CTR_CLN 0x0080 /* character length */ #define SC2CTR_CLN_7BIT 0x0000 /* - 7 bit chars */ #define SC2CTR_CLN_8BIT 0x0080 /* - 8 bit chars */ #define SC2CTR_TWE 0x0100 /* transmit wait enable (enable XCTS control) */ #define SC2CTR_OD 0x0200 /* bit order select */ #define SC2CTR_OD_LSBFIRST 0x0000 /* - LSB first */ #define SC2CTR_OD_MSBFIRST 0x0200 /* - MSB first */ #define SC2CTR_TWS 0x1000 /* transmit wait select */ #define SC2CTR_TWS_XCTS_HIGH 0x0000 /* - interrupt TX when XCTS high */ #define SC2CTR_TWS_XCTS_LOW 0x1000 /* - interrupt TX when XCTS low */ #define SC2CTR_BKE 0x2000 /* break transmit enable */ #define SC2CTR_RXE 0x4000 /* receive enable */ #define SC2CTR_TXE 0x8000 /* transmit enable */ #define SC2ICR __SYSREG(0xd4002024, u8) /* interrupt control reg */ #define SC2ICR_TD 0x20 /* transmit DMA trigger cause */ #define SC2ICR_TI 0x10 /* transmit interrupt cause */ #define SC2ICR_RES 0x04 /* receive error select */ #define SC2ICR_RI 0x01 /* receive interrupt cause */ #define SC2TXB __SYSREG(0xd4002028, u8) /* transmit buffer reg */ #define SC2RXB __SYSREG(0xd4002029, u8) /* receive buffer reg */ #ifdef CONFIG_AM33_2 #define SC2STR __SYSREG(0xd400202c, u8) /* status reg */ #else /* CONFIG_AM33_2 */ #define SC2STR __SYSREG(0xd400202c, u16) /* status reg */ #endif /* CONFIG_AM33_2 */ #define SC2STR_OEF 0x0001 /* overrun error found */ #define SC2STR_PEF 0x0002 /* parity error found */ #define SC2STR_FEF 0x0004 /* framing error found */ #define SC2STR_CTS 0x0008 /* XCTS input pin status (0 means high) */ #define SC2STR_RBF 0x0010 /* receive buffer status */ #define SC2STR_TBF 0x0020 /* transmit buffer status */ #define SC2STR_RXF 0x0040 /* receive status */ #define SC2STR_TXF 0x0080 /* transmit status */ #ifdef CONFIG_AM33_2 #define SC2TIM __SYSREG(0xd400202d, u8) /* status reg */ #endif #ifdef CONFIG_AM33_2 #define SC2RXIRQ 24 /* serial 2 Receive IRQ */ #define SC2TXIRQ 25 /* serial 2 Transmit IRQ */ #else /* CONFIG_AM33_2 */ #define SC2RXIRQ 68 /* serial 2 Receive IRQ */ #define SC2TXIRQ 69 /* serial 2 Transmit IRQ */ #endif /* CONFIG_AM33_2 */ #define SC2RXICR GxICR(SC2RXIRQ) /* serial 2 receive intr ctrl reg */ #define SC2TXICR GxICR(SC2TXIRQ) /* serial 2 transmit intr ctrl reg */ #endif /* __KERNEL__ */ #endif /* _ASM_SERIAL_REGS_H */
Name | Type | Size | Permission | Actions |
---|---|---|---|---|
Kbuild | File | 314 B | 0644 |
|
asm-offsets.h | File | 35 B | 0644 |
|
atomic.h | File | 4.02 KB | 0644 |
|
bitops.h | File | 5.42 KB | 0644 |
|
bug.h | File | 864 B | 0644 |
|
bugs.h | File | 561 B | 0644 |
|
busctl-regs.h | File | 7.8 KB | 0644 |
|
cache.h | File | 2.06 KB | 0644 |
|
cacheflush.h | File | 7.6 KB | 0644 |
|
checksum.h | File | 2.09 KB | 0644 |
|
cmpxchg.h | File | 2.65 KB | 0644 |
|
cpu-regs.h | File | 16.61 KB | 0644 |
|
current.h | File | 922 B | 0644 |
|
debugger.h | File | 1.2 KB | 0644 |
|
delay.h | File | 597 B | 0644 |
|
div64.h | File | 3.21 KB | 0644 |
|
dma-mapping.h | File | 636 B | 0644 |
|
dma.h | File | 3.09 KB | 0644 |
|
dmactl-regs.h | File | 532 B | 0644 |
|
elf.h | File | 4.49 KB | 0644 |
|
emergency-restart.h | File | 43 B | 0644 |
|
exceptions.h | File | 4.74 KB | 0644 |
|
fpu.h | File | 3.57 KB | 0644 |
|
frame.inc | File | 2.37 KB | 0644 |
|
ftrace.h | File | 12 B | 0644 |
|
futex.h | File | 31 B | 0644 |
|
gdb-stub.h | File | 5.42 KB | 0644 |
|
hardirq.h | File | 1.68 KB | 0644 |
|
highmem.h | File | 3.01 KB | 0644 |
|
hw_irq.h | File | 483 B | 0644 |
|
intctl-regs.h | File | 2.26 KB | 0644 |
|
io.h | File | 7.67 KB | 0644 |
|
irq.h | File | 1.11 KB | 0644 |
|
irq_regs.h | File | 751 B | 0644 |
|
irqflags.h | File | 4.05 KB | 0644 |
|
kdebug.h | File | 561 B | 0644 |
|
kgdb.h | File | 1.7 KB | 0644 |
|
kmap_types.h | File | 160 B | 0644 |
|
kprobes.h | File | 1.59 KB | 0644 |
|
linkage.h | File | 593 B | 0644 |
|
local.h | File | 31 B | 0644 |
|
local64.h | File | 33 B | 0644 |
|
mc146818rtc.h | File | 26 B | 0644 |
|
mmu.h | File | 434 B | 0644 |
|
mmu_context.h | File | 4.44 KB | 0644 |
|
module.h | File | 677 B | 0644 |
|
nmi.h | File | 500 B | 0644 |
|
page.h | File | 3.63 KB | 0644 |
|
page_offset.h | File | 302 B | 0644 |
|
pci.h | File | 2.17 KB | 0644 |
|
percpu.h | File | 32 B | 0644 |
|
pgalloc.h | File | 1.49 KB | 0644 |
|
pgtable.h | File | 15.68 KB | 0644 |
|
pio-regs.h | File | 7.53 KB | 0644 |
|
processor.h | File | 4.12 KB | 0644 |
|
ptrace.h | File | 805 B | 0644 |
|
reset-regs.h | File | 1.8 KB | 0644 |
|
rtc-regs.h | File | 3.57 KB | 0644 |
|
rtc.h | File | 692 B | 0644 |
|
rwlock.h | File | 2.98 KB | 0644 |
|
serial-regs.h | File | 8.85 KB | 0644 |
|
serial.h | File | 1.02 KB | 0644 |
|
setup.h | File | 574 B | 0644 |
|
shmparam.h | File | 182 B | 0644 |
|
signal.h | File | 888 B | 0644 |
|
smp.h | File | 3.06 KB | 0644 |
|
smsc911x.h | File | 27 B | 0644 |
|
spinlock.h | File | 3.84 KB | 0644 |
|
spinlock_types.h | File | 445 B | 0644 |
|
string.h | File | 1.03 KB | 0644 |
|
switch_to.h | File | 1.49 KB | 0644 |
|
syscall.h | File | 2.38 KB | 0644 |
|
termios.h | File | 387 B | 0644 |
|
thread_info.h | File | 4.36 KB | 0644 |
|
timer-regs.h | File | 20.72 KB | 0644 |
|
timex.h | File | 843 B | 0644 |
|
tlb.h | File | 941 B | 0644 |
|
tlbflush.h | File | 3.45 KB | 0644 |
|
topology.h | File | 34 B | 0644 |
|
types.h | File | 620 B | 0644 |
|
uaccess.h | File | 7.78 KB | 0644 |
|
ucontext.h | File | 673 B | 0644 |
|
unaligned.h | File | 678 B | 0644 |
|
unistd.h | File | 1.34 KB | 0644 |
|
user.h | File | 1.91 KB | 0644 |
|
vga.h | File | 471 B | 0644 |
|
xor.h | File | 29 B | 0644 |
|