/* SPDX-License-Identifier: GPL-2.0 */ #ifndef __ASM_SH_HD64461 #define __ASM_SH_HD64461 /* * Copyright (C) 2007 Kristoffer Ericson <Kristoffer.Ericson@gmail.com> * Copyright (C) 2004 Paul Mundt * Copyright (C) 2000 YAEGASHI Takeshi * * Hitachi HD64461 companion chip support * (please note manual reference 0x10000000 = 0xb0000000) */ /* Constants for PCMCIA mappings */ #define HD64461_PCC_WINDOW 0x01000000 /* Area 6 - Slot 0 - memory and/or IO card */ #define HD64461_IOBASE 0xb0000000 #define HD64461_IO_OFFSET(x) (HD64461_IOBASE + (x)) #define HD64461_PCC0_BASE HD64461_IO_OFFSET(0x8000000) #define HD64461_PCC0_ATTR (HD64461_PCC0_BASE) /* 0xb80000000 */ #define HD64461_PCC0_COMM (HD64461_PCC0_BASE+HD64461_PCC_WINDOW) /* 0xb90000000 */ #define HD64461_PCC0_IO (HD64461_PCC0_BASE+2*HD64461_PCC_WINDOW) /* 0xba0000000 */ /* Area 5 - Slot 1 - memory card only */ #define HD64461_PCC1_BASE HD64461_IO_OFFSET(0x4000000) #define HD64461_PCC1_ATTR (HD64461_PCC1_BASE) /* 0xb4000000 */ #define HD64461_PCC1_COMM (HD64461_PCC1_BASE+HD64461_PCC_WINDOW) /* 0xb5000000 */ /* Standby Control Register for HD64461 */ #define HD64461_STBCR HD64461_IO_OFFSET(0x00000000) #define HD64461_STBCR_CKIO_STBY 0x2000 #define HD64461_STBCR_SAFECKE_IST 0x1000 #define HD64461_STBCR_SLCKE_IST 0x0800 #define HD64461_STBCR_SAFECKE_OST 0x0400 #define HD64461_STBCR_SLCKE_OST 0x0200 #define HD64461_STBCR_SMIAST 0x0100 #define HD64461_STBCR_SLCDST 0x0080 #define HD64461_STBCR_SPC0ST 0x0040 #define HD64461_STBCR_SPC1ST 0x0020 #define HD64461_STBCR_SAFEST 0x0010 #define HD64461_STBCR_STM0ST 0x0008 #define HD64461_STBCR_STM1ST 0x0004 #define HD64461_STBCR_SIRST 0x0002 #define HD64461_STBCR_SURTST 0x0001 /* System Configuration Register */ #define HD64461_SYSCR HD64461_IO_OFFSET(0x02) /* CPU Data Bus Control Register */ #define HD64461_SCPUCR HD64461_IO_OFFSET(0x04) /* Base Address Register */ #define HD64461_LCDCBAR HD64461_IO_OFFSET(0x1000) /* Line increment address */ #define HD64461_LCDCLOR HD64461_IO_OFFSET(0x1002) /* Controls LCD controller */ #define HD64461_LCDCCR HD64461_IO_OFFSET(0x1004) /* LCCDR control bits */ #define HD64461_LCDCCR_STBACK 0x0400 /* Standby Back */ #define HD64461_LCDCCR_STREQ 0x0100 /* Standby Request */ #define HD64461_LCDCCR_MOFF 0x0080 /* Memory Off */ #define HD64461_LCDCCR_REFSEL 0x0040 /* Refresh Select */ #define HD64461_LCDCCR_EPON 0x0020 /* End Power On */ #define HD64461_LCDCCR_SPON 0x0010 /* Start Power On */ /* Controls LCD (1) */ #define HD64461_LDR1 HD64461_IO_OFFSET(0x1010) #define HD64461_LDR1_DON 0x01 /* Display On */ #define HD64461_LDR1_DINV 0x80 /* Display Invert */ /* Controls LCD (2) */ #define HD64461_LDR2 HD64461_IO_OFFSET(0x1012) #define HD64461_LDHNCR HD64461_IO_OFFSET(0x1014) /* Number of horizontal characters */ #define HD64461_LDHNSR HD64461_IO_OFFSET(0x1016) /* Specify output start position + width of CL1 */ #define HD64461_LDVNTR HD64461_IO_OFFSET(0x1018) /* Specify total vertical lines */ #define HD64461_LDVNDR HD64461_IO_OFFSET(0x101a) /* specify number of display vertical lines */ #define HD64461_LDVSPR HD64461_IO_OFFSET(0x101c) /* specify vertical synchronization pos and AC nr */ /* Controls LCD (3) */ #define HD64461_LDR3 HD64461_IO_OFFSET(0x101e) /* Palette Registers */ #define HD64461_CPTWAR HD64461_IO_OFFSET(0x1030) /* Color Palette Write Address Register */ #define HD64461_CPTWDR HD64461_IO_OFFSET(0x1032) /* Color Palette Write Data Register */ #define HD64461_CPTRAR HD64461_IO_OFFSET(0x1034) /* Color Palette Read Address Register */ #define HD64461_CPTRDR HD64461_IO_OFFSET(0x1036) /* Color Palette Read Data Register */ #define HD64461_GRDOR HD64461_IO_OFFSET(0x1040) /* Display Resolution Offset Register */ #define HD64461_GRSCR HD64461_IO_OFFSET(0x1042) /* Solid Color Register */ #define HD64461_GRCFGR HD64461_IO_OFFSET(0x1044) /* Accelerator Configuration Register */ #define HD64461_GRCFGR_ACCSTATUS 0x10 /* Accelerator Status */ #define HD64461_GRCFGR_ACCRESET 0x08 /* Accelerator Reset */ #define HD64461_GRCFGR_ACCSTART_BITBLT 0x06 /* Accelerator Start BITBLT */ #define HD64461_GRCFGR_ACCSTART_LINE 0x04 /* Accelerator Start Line Drawing */ #define HD64461_GRCFGR_COLORDEPTH16 0x01 /* Sets Colordepth 16 for Accelerator */ #define HD64461_GRCFGR_COLORDEPTH8 0x01 /* Sets Colordepth 8 for Accelerator */ /* Line Drawing Registers */ #define HD64461_LNSARH HD64461_IO_OFFSET(0x1046) /* Line Start Address Register (H) */ #define HD64461_LNSARL HD64461_IO_OFFSET(0x1048) /* Line Start Address Register (L) */ #define HD64461_LNAXLR HD64461_IO_OFFSET(0x104a) /* Axis Pixel Length Register */ #define HD64461_LNDGR HD64461_IO_OFFSET(0x104c) /* Diagonal Register */ #define HD64461_LNAXR HD64461_IO_OFFSET(0x104e) /* Axial Register */ #define HD64461_LNERTR HD64461_IO_OFFSET(0x1050) /* Start Error Term Register */ #define HD64461_LNMDR HD64461_IO_OFFSET(0x1052) /* Line Mode Register */ /* BitBLT Registers */ #define HD64461_BBTSSARH HD64461_IO_OFFSET(0x1054) /* Source Start Address Register (H) */ #define HD64461_BBTSSARL HD64461_IO_OFFSET(0x1056) /* Source Start Address Register (L) */ #define HD64461_BBTDSARH HD64461_IO_OFFSET(0x1058) /* Destination Start Address Register (H) */ #define HD64461_BBTDSARL HD64461_IO_OFFSET(0x105a) /* Destination Start Address Register (L) */ #define HD64461_BBTDWR HD64461_IO_OFFSET(0x105c) /* Destination Block Width Register */ #define HD64461_BBTDHR HD64461_IO_OFFSET(0x105e) /* Destination Block Height Register */ #define HD64461_BBTPARH HD64461_IO_OFFSET(0x1060) /* Pattern Start Address Register (H) */ #define HD64461_BBTPARL HD64461_IO_OFFSET(0x1062) /* Pattern Start Address Register (L) */ #define HD64461_BBTMARH HD64461_IO_OFFSET(0x1064) /* Mask Start Address Register (H) */ #define HD64461_BBTMARL HD64461_IO_OFFSET(0x1066) /* Mask Start Address Register (L) */ #define HD64461_BBTROPR HD64461_IO_OFFSET(0x1068) /* ROP Register */ #define HD64461_BBTMDR HD64461_IO_OFFSET(0x106a) /* BitBLT Mode Register */ /* PC Card Controller Registers */ /* Maps to Physical Area 6 */ #define HD64461_PCC0ISR HD64461_IO_OFFSET(0x2000) /* socket 0 interface status */ #define HD64461_PCC0GCR HD64461_IO_OFFSET(0x2002) /* socket 0 general control */ #define HD64461_PCC0CSCR HD64461_IO_OFFSET(0x2004) /* socket 0 card status change */ #define HD64461_PCC0CSCIER HD64461_IO_OFFSET(0x2006) /* socket 0 card status change interrupt enable */ #define HD64461_PCC0SCR HD64461_IO_OFFSET(0x2008) /* socket 0 software control */ /* Maps to Physical Area 5 */ #define HD64461_PCC1ISR HD64461_IO_OFFSET(0x2010) /* socket 1 interface status */ #define HD64461_PCC1GCR HD64461_IO_OFFSET(0x2012) /* socket 1 general control */ #define HD64461_PCC1CSCR HD64461_IO_OFFSET(0x2014) /* socket 1 card status change */ #define HD64461_PCC1CSCIER HD64461_IO_OFFSET(0x2016) /* socket 1 card status change interrupt enable */ #define HD64461_PCC1SCR HD64461_IO_OFFSET(0x2018) /* socket 1 software control */ /* PCC Interface Status Register */ #define HD64461_PCCISR_READY 0x80 /* card ready */ #define HD64461_PCCISR_MWP 0x40 /* card write-protected */ #define HD64461_PCCISR_VS2 0x20 /* voltage select pin 2 */ #define HD64461_PCCISR_VS1 0x10 /* voltage select pin 1 */ #define HD64461_PCCISR_CD2 0x08 /* card detect 2 */ #define HD64461_PCCISR_CD1 0x04 /* card detect 1 */ #define HD64461_PCCISR_BVD2 0x02 /* battery 1 */ #define HD64461_PCCISR_BVD1 0x01 /* battery 1 */ #define HD64461_PCCISR_PCD_MASK 0x0c /* card detect */ #define HD64461_PCCISR_BVD_MASK 0x03 /* battery voltage */ #define HD64461_PCCISR_BVD_BATGOOD 0x03 /* battery good */ #define HD64461_PCCISR_BVD_BATWARN 0x01 /* battery low warning */ #define HD64461_PCCISR_BVD_BATDEAD1 0x02 /* battery dead */ #define HD64461_PCCISR_BVD_BATDEAD2 0x00 /* battery dead */ /* PCC General Control Register */ #define HD64461_PCCGCR_DRVE 0x80 /* output drive */ #define HD64461_PCCGCR_PCCR 0x40 /* PC card reset */ #define HD64461_PCCGCR_PCCT 0x20 /* PC card type, 1=IO&mem, 0=mem */ #define HD64461_PCCGCR_VCC0 0x10 /* voltage control pin VCC0SEL0 */ #define HD64461_PCCGCR_PMMOD 0x08 /* memory mode */ #define HD64461_PCCGCR_PA25 0x04 /* pin A25 */ #define HD64461_PCCGCR_PA24 0x02 /* pin A24 */ #define HD64461_PCCGCR_REG 0x01 /* pin PCC0REG# */ /* PCC Card Status Change Register */ #define HD64461_PCCCSCR_SCDI 0x80 /* sw card detect intr */ #define HD64461_PCCCSCR_SRV1 0x40 /* reserved */ #define HD64461_PCCCSCR_IREQ 0x20 /* IREQ intr req */ #define HD64461_PCCCSCR_SC 0x10 /* STSCHG (status change) pin */ #define HD64461_PCCCSCR_CDC 0x08 /* CD (card detect) change */ #define HD64461_PCCCSCR_RC 0x04 /* READY change */ #define HD64461_PCCCSCR_BW 0x02 /* battery warning change */ #define HD64461_PCCCSCR_BD 0x01 /* battery dead change */ /* PCC Card Status Change Interrupt Enable Register */ #define HD64461_PCCCSCIER_CRE 0x80 /* change reset enable */ #define HD64461_PCCCSCIER_IREQE_MASK 0x60 /* IREQ enable */ #define HD64461_PCCCSCIER_IREQE_DISABLED 0x00 /* IREQ disabled */ #define HD64461_PCCCSCIER_IREQE_LEVEL 0x20 /* IREQ level-triggered */ #define HD64461_PCCCSCIER_IREQE_FALLING 0x40 /* IREQ falling-edge-trig */ #define HD64461_PCCCSCIER_IREQE_RISING 0x60 /* IREQ rising-edge-trig */ #define HD64461_PCCCSCIER_SCE 0x10 /* status change enable */ #define HD64461_PCCCSCIER_CDE 0x08 /* card detect change enable */ #define HD64461_PCCCSCIER_RE 0x04 /* ready change enable */ #define HD64461_PCCCSCIER_BWE 0x02 /* battery warn change enable */ #define HD64461_PCCCSCIER_BDE 0x01 /* battery dead change enable*/ /* PCC Software Control Register */ #define HD64461_PCCSCR_VCC1 0x02 /* voltage control pin 1 */ #define HD64461_PCCSCR_SWP 0x01 /* write protect */ /* PCC0 Output Pins Control Register */ #define HD64461_P0OCR HD64461_IO_OFFSET(0x202a) /* PCC1 Output Pins Control Register */ #define HD64461_P1OCR HD64461_IO_OFFSET(0x202c) /* PC Card General Control Register */ #define HD64461_PGCR HD64461_IO_OFFSET(0x202e) /* Port Control Registers */ #define HD64461_GPACR HD64461_IO_OFFSET(0x4000) /* Port A - Handles IRDA/TIMER */ #define HD64461_GPBCR HD64461_IO_OFFSET(0x4002) /* Port B - Handles UART */ #define HD64461_GPCCR HD64461_IO_OFFSET(0x4004) /* Port C - Handles PCMCIA 1 */ #define HD64461_GPDCR HD64461_IO_OFFSET(0x4006) /* Port D - Handles PCMCIA 1 */ /* Port Control Data Registers */ #define HD64461_GPADR HD64461_IO_OFFSET(0x4010) /* A */ #define HD64461_GPBDR HD64461_IO_OFFSET(0x4012) /* B */ #define HD64461_GPCDR HD64461_IO_OFFSET(0x4014) /* C */ #define HD64461_GPDDR HD64461_IO_OFFSET(0x4016) /* D */ /* Interrupt Control Registers */ #define HD64461_GPAICR HD64461_IO_OFFSET(0x4020) /* A */ #define HD64461_GPBICR HD64461_IO_OFFSET(0x4022) /* B */ #define HD64461_GPCICR HD64461_IO_OFFSET(0x4024) /* C */ #define HD64461_GPDICR HD64461_IO_OFFSET(0x4026) /* D */ /* Interrupt Status Registers */ #define HD64461_GPAISR HD64461_IO_OFFSET(0x4040) /* A */ #define HD64461_GPBISR HD64461_IO_OFFSET(0x4042) /* B */ #define HD64461_GPCISR HD64461_IO_OFFSET(0x4044) /* C */ #define HD64461_GPDISR HD64461_IO_OFFSET(0x4046) /* D */ /* Interrupt Request Register & Interrupt Mask Register */ #define HD64461_NIRR HD64461_IO_OFFSET(0x5000) #define HD64461_NIMR HD64461_IO_OFFSET(0x5002) #define HD64461_IRQBASE OFFCHIP_IRQ_BASE #define OFFCHIP_IRQ_BASE 64 #define HD64461_IRQ_NUM 16 #define HD64461_IRQ_UART (HD64461_IRQBASE+5) #define HD64461_IRQ_IRDA (HD64461_IRQBASE+6) #define HD64461_IRQ_TMU1 (HD64461_IRQBASE+9) #define HD64461_IRQ_TMU0 (HD64461_IRQBASE+10) #define HD64461_IRQ_GPIO (HD64461_IRQBASE+11) #define HD64461_IRQ_AFE (HD64461_IRQBASE+12) #define HD64461_IRQ_PCC1 (HD64461_IRQBASE+13) #define HD64461_IRQ_PCC0 (HD64461_IRQBASE+14) #define __IO_PREFIX hd64461 #include <asm/io_generic.h> /* arch/sh/cchips/hd6446x/hd64461/setup.c */ void hd64461_register_irq_demux(int irq, int (*demux) (int irq, void *dev), void *dev); void hd64461_unregister_irq_demux(int irq); #endif
Name | Type | Size | Permission | Actions |
---|---|---|---|---|
Kbuild | File | 467 B | 0644 |
|
adc.h | File | 253 B | 0644 |
|
addrspace.h | File | 2.03 KB | 0644 |
|
alignment.h | File | 654 B | 0644 |
|
asm-offsets.h | File | 35 B | 0644 |
|
atomic-grb.h | File | 2.6 KB | 0644 |
|
atomic-irq.h | File | 1.63 KB | 0644 |
|
atomic-llsc.h | File | 2.12 KB | 0644 |
|
atomic.h | File | 1.78 KB | 0644 |
|
barrier.h | File | 1.52 KB | 0644 |
|
bitops-cas.h | File | 1.73 KB | 0644 |
|
bitops-grb.h | File | 6.21 KB | 0644 |
|
bitops-llsc.h | File | 2.79 KB | 0644 |
|
bitops-op32.h | File | 3.78 KB | 0644 |
|
bitops.h | File | 2.38 KB | 0644 |
|
bl_bit.h | File | 216 B | 0644 |
|
bl_bit_32.h | File | 639 B | 0644 |
|
bl_bit_64.h | File | 979 B | 0644 |
|
bug.h | File | 2.77 KB | 0644 |
|
bugs.h | File | 1.38 KB | 0644 |
|
cache.h | File | 1.2 KB | 0644 |
|
cache_insns.h | File | 242 B | 0644 |
|
cache_insns_32.h | File | 642 B | 0644 |
|
cache_insns_64.h | File | 839 B | 0644 |
|
cacheflush.h | File | 3.58 KB | 0644 |
|
checksum.h | File | 140 B | 0644 |
|
checksum_32.h | File | 5.21 KB | 0644 |
|
clock.h | File | 436 B | 0644 |
|
cmpxchg-cas.h | File | 549 B | 0644 |
|
cmpxchg-grb.h | File | 2.8 KB | 0644 |
|
cmpxchg-irq.h | File | 1.04 KB | 0644 |
|
cmpxchg-llsc.h | File | 1.06 KB | 0644 |
|
cmpxchg-xchg.h | File | 1.33 KB | 0644 |
|
cmpxchg.h | File | 1.77 KB | 0644 |
|
device.h | File | 450 B | 0644 |
|
dma-mapping.h | File | 694 B | 0644 |
|
dma-register.h | File | 1.8 KB | 0644 |
|
dma.h | File | 3.74 KB | 0644 |
|
dmabrg.h | File | 536 B | 0644 |
|
dwarf.h | File | 9.8 KB | 0644 |
|
elf.h | File | 7.28 KB | 0644 |
|
entry-macros.S | File | 1.85 KB | 0644 |
|
extable.h | File | 227 B | 0644 |
|
fb.h | File | 375 B | 0644 |
|
fixmap.h | File | 2.92 KB | 0644 |
|
flat.h | File | 1.23 KB | 0644 |
|
fpu.h | File | 1.77 KB | 0644 |
|
freq.h | File | 472 B | 0644 |
|
ftrace.h | File | 1.11 KB | 0644 |
|
futex-cas.h | File | 728 B | 0644 |
|
futex-irq.h | File | 482 B | 0644 |
|
futex-llsc.h | File | 870 B | 0644 |
|
futex.h | File | 1.5 KB | 0644 |
|
gpio.h | File | 1017 B | 0644 |
|
hardirq.h | File | 440 B | 0644 |
|
hd64461.h | File | 11.79 KB | 0644 |
|
heartbeat.h | File | 383 B | 0644 |
|
hugetlb.h | File | 1.96 KB | 0644 |
|
hw_breakpoint.h | File | 1.88 KB | 0644 |
|
hw_irq.h | File | 915 B | 0644 |
|
i2c-sh7760.h | File | 406 B | 0644 |
|
io.h | File | 11.33 KB | 0644 |
|
io_generic.h | File | 661 B | 0644 |
|
io_noioport.h | File | 1.09 KB | 0644 |
|
io_trapped.h | File | 1.44 KB | 0644 |
|
irq.h | File | 1.68 KB | 0644 |
|
irqflags.h | File | 226 B | 0644 |
|
kdebug.h | File | 406 B | 0644 |
|
kexec.h | File | 2.61 KB | 0644 |
|
kgdb.h | File | 851 B | 0644 |
|
kmap_types.h | File | 265 B | 0644 |
|
kprobes.h | File | 1.51 KB | 0644 |
|
linkage.h | File | 154 B | 0644 |
|
machvec.h | File | 939 B | 0644 |
|
mmu.h | File | 2.18 KB | 0644 |
|
mmu_context.h | File | 4.44 KB | 0644 |
|
mmu_context_32.h | File | 1.28 KB | 0644 |
|
mmu_context_64.h | File | 1.97 KB | 0644 |
|
mmzone.h | File | 1.1 KB | 0644 |
|
module.h | File | 1005 B | 0644 |
|
page.h | File | 6.06 KB | 0644 |
|
pci.h | File | 3.19 KB | 0644 |
|
perf_event.h | File | 797 B | 0644 |
|
pgalloc.h | File | 1.86 KB | 0644 |
|
pgtable-2level.h | File | 598 B | 0644 |
|
pgtable-3level.h | File | 1.54 KB | 0644 |
|
pgtable.h | File | 4 KB | 0644 |
|
pgtable_32.h | File | 16.37 KB | 0644 |
|
pgtable_64.h | File | 11.32 KB | 0644 |
|
posix_types.h | File | 146 B | 0644 |
|
processor.h | File | 4.41 KB | 0644 |
|
processor_32.h | File | 4.67 KB | 0644 |
|
processor_64.h | File | 5.54 KB | 0644 |
|
ptrace.h | File | 3.39 KB | 0644 |
|
ptrace_32.h | File | 307 B | 0644 |
|
ptrace_64.h | File | 312 B | 0644 |
|
push-switch.h | File | 755 B | 0644 |
|
reboot.h | File | 472 B | 0644 |
|
romimage-macros.h | File | 1.1 KB | 0644 |
|
rtc.h | File | 383 B | 0644 |
|
seccomp.h | File | 280 B | 0644 |
|
sections.h | File | 311 B | 0644 |
|
segment.h | File | 879 B | 0644 |
|
setup.h | File | 725 B | 0644 |
|
sfp-machine.h | File | 3.43 KB | 0644 |
|
sh7760fb.h | File | 5.61 KB | 0644 |
|
sh_bios.h | File | 743 B | 0644 |
|
shmparam.h | File | 629 B | 0644 |
|
siu.h | File | 539 B | 0644 |
|
smc37c93x.h | File | 5.56 KB | 0644 |
|
smp-ops.h | File | 1012 B | 0644 |
|
smp.h | File | 1.83 KB | 0644 |
|
sparsemem.h | File | 443 B | 0644 |
|
spi.h | File | 265 B | 0644 |
|
spinlock-cas.h | File | 2.09 KB | 0644 |
|
spinlock-llsc.h | File | 4.13 KB | 0644 |
|
spinlock.h | File | 578 B | 0644 |
|
spinlock_types.h | File | 463 B | 0644 |
|
sram.h | File | 670 B | 0644 |
|
stackprotector.h | File | 711 B | 0644 |
|
stacktrace.h | File | 606 B | 0644 |
|
string.h | File | 131 B | 0644 |
|
string_32.h | File | 2.66 KB | 0644 |
|
string_64.h | File | 499 B | 0644 |
|
suspend.h | File | 2.52 KB | 0644 |
|
switch_to.h | File | 492 B | 0644 |
|
switch_to_32.h | File | 3.55 KB | 0644 |
|
switch_to_64.h | File | 968 B | 0644 |
|
syscall.h | File | 267 B | 0644 |
|
syscall_32.h | File | 2.42 KB | 0644 |
|
syscall_64.h | File | 1.79 KB | 0644 |
|
syscalls.h | File | 564 B | 0644 |
|
syscalls_32.h | File | 1022 B | 0644 |
|
syscalls_64.h | File | 441 B | 0644 |
|
thread_info.h | File | 5.32 KB | 0644 |
|
timex.h | File | 637 B | 0644 |
|
tlb.h | File | 4.12 KB | 0644 |
|
tlb_64.h | File | 2.08 KB | 0644 |
|
tlbflush.h | File | 1.77 KB | 0644 |
|
topology.h | File | 645 B | 0644 |
|
traps.h | File | 487 B | 0644 |
|
traps_32.h | File | 1.31 KB | 0644 |
|
traps_64.h | File | 851 B | 0644 |
|
types.h | File | 411 B | 0644 |
|
uaccess.h | File | 4.83 KB | 0644 |
|
uaccess_32.h | File | 3.77 KB | 0644 |
|
uaccess_64.h | File | 2.2 KB | 0644 |
|
unaligned-sh4a.h | File | 4.51 KB | 0644 |
|
unaligned.h | File | 359 B | 0644 |
|
uncached.h | File | 1.34 KB | 0644 |
|
unistd.h | File | 952 B | 0644 |
|
unwinder.h | File | 856 B | 0644 |
|
user.h | File | 2.52 KB | 0644 |
|
vga.h | File | 98 B | 0644 |
|
vmlinux.lds.h | File | 558 B | 0644 |
|
watchdog.h | File | 4.14 KB | 0644 |
|
word-at-a-time.h | File | 1.29 KB | 0644 |
|